Top Tech Jobs & Startup Jobs

Reposted 23 Days AgoSaved
In-Office
3 Locations
108K-192K Annually
Senior level
108K-192K Annually
Senior level
Software • Semiconductor • Manufacturing
Responsible for various DFT aspects, including MBIST, scan insertion, yield improvement, ATE pattern development, and silicon debugging.
Top Skills: AteAtpgDftDigital LogicMbistMentor TessentPerlSynopsys
Reposted 23 Days AgoSaved
In-Office
San Jose, CA, USA
141K-226K Annually
Senior level
141K-226K Annually
Senior level
Software • Semiconductor • Manufacturing
Develop next generation products focusing on parallel interfaces. Responsibilities include timing signoff, modeling, PCB analysis, and automating sign-off processes.
Top Skills: DdrHbmLpddrPythonSpiceTcl
Reposted 23 Days AgoSaved
In-Office
2 Locations
108K-192K Annually
Senior level
108K-192K Annually
Senior level
Software • Semiconductor • Manufacturing
Design high-speed Serdes products through DSP engineering, focusing on algorithms, system models, and collaboration with analog/digital designers for production validation.
Top Skills: C/C++Clock And Data Recovery (Cdr)Dsp AlgorithmsMatlabRtl CodingSerdes Standards
Reposted 23 Days AgoSaved
In-Office
San Jose, CA, USA
98K-157K Annually
Senior level
98K-157K Annually
Senior level
Software • Semiconductor • Manufacturing
The Staff AI Development Engineer will design agentic workflows, lead fullstack implementation of applications, mentor teams, and optimize AI-driven automation for various business units.
Top Skills: Ci/CdGitGoJavaJavaScriptKubernetesLangchainLanggraphPythonTest-Driven DevelopmentTypescriptVector Databases
Reposted 23 Days AgoSaved
In-Office
2 Locations
108K-173K Annually
Senior level
108K-173K Annually
Senior level
Software • Semiconductor • Manufacturing
The ASIC Design Engineer leads design implementations, ensuring quality in multiple disciplines including synthesis, floorplanning, and timing closure with minimal supervision.
Top Skills: AsicClock MethodologyDesign For TestEda Vendor SolutionsFloorplanningPhysical Design ChecksPlace And RoutePower Planning And AnalysisSignal IntegrityTiming Closure
New

Cut your apply time in half.

Use ourAI Assistantto automatically fill your job applications.

Use For Free
Application Tracker Preview
Reposted 23 Days AgoSaved
In-Office
2 Locations
127K-203K Annually
Expert/Leader
127K-203K Annually
Expert/Leader
Software • Semiconductor • Manufacturing
The ASIC Design Engineer is responsible for leading complex design implementations, ensuring quality through peer reviews, and adapting to technology changes.
Top Skills: Asic DesignClock MethodologyDesign For TestEda Vendor SolutionsFloorplanningPhysical Design ChecksPlace And RoutePower Planning And AnalysisSignal IntegritySynthesisTiming Closure
Reposted 23 Days AgoSaved
In-Office
San Jose, CA, USA
120K-192K Annually
Senior level
120K-192K Annually
Senior level
Software • Semiconductor • Manufacturing
The Digital Signal Processing Engineer will design DSP blocks for optical data center products, focusing on SerDes and high-speed data connectivity, utilizing skills in Verilog, Matlab, and high-speed signal processing.
Top Skills: Digital Signal ProcessingMatlabNcsimNcverilogSimulinkSimvisionSpyglassSystem VerilogVerilogVerilog-Hdl
Reposted 23 Days AgoSaved
In-Office
San Jose, CA, USA
98K-157K Annually
Senior level
98K-157K Annually
Senior level
Software • Semiconductor • Manufacturing
The Staff AI Development Engineer will design agentic AI solutions, implement fullstack applications, mentor teams, and optimize AI workflows and architecture in collaboration with infrastructure teams.
Top Skills: Ci/CdGitGoJavaJavaScriptKubernetesLangchainLanggraphMilvusPineconePythonTest-Driven DevelopmentTypescriptVector DatabasesWeaviate
Reposted 23 Days AgoSaved
In-Office
River Hills, Austin, TX, USA
108K-173K Annually
Senior level
108K-173K Annually
Senior level
Software • Semiconductor • Manufacturing
Responsible for front end design and verification of ASIC design blocks, including architecture definition, logic design, synthesis, and verification through simulation and analysis of timing.
Top Skills: Cadence ConformalCadence Rtl CompilerGitPerlPrimetimeSpyglass LintSvnSynopsys Design CompilerSynopsys FormalityTclVerilog
Reposted 24 Days AgoSaved
In-Office
San Jose, CA, USA
141K-226K Annually
Senior level
141K-226K Annually
Senior level
Software • Semiconductor • Manufacturing
Lead DFT programs including specification, implementation, and verification for ASIC products, focusing on various phases of SoC DFT-related activities and customer interactions.
Top Skills: DftDft CompilerFastscanIclIee1687Ieee1149.1Ieee1149.6IjtagIoLbistMbistMentor TestkompressPdlScanSerdesTapTessent SsnTetramaxVerilog
All Filters
JobType
New Jobs
Job Category
Experience
Industry
Company Name
Company Size

Sign up now Access later

Create Free Account