Top Tech Jobs & Startup Jobs

The role involves IP integration, verification, and release, focusing on RTL integration and debugging, with significant required experience in design processes.

Seeking a Senior DFT Engineer with extensive experience in DFT, scan insertion, ATPG, and debugging Verilog testbenches, suitable for a fast-paced environment.

The Principal Design Engineer is responsible for leading design verification projects, conducting functional verification, and developing verification environments, focusing on UVM and System Verilog.

The Principal Design Engineer will manage design verification for interconnect IP, craft and execute verification plans, and collaborate with cross-functional teams.

The Sr Application Engineer Architect will lead Cadence's technical engagement with semiconductor clients, mentor teams, drive innovation, and establish best practices.

The Lead Software Engineer will develop and enhance AMBA protocol features, ensuring system-level verification, performance, and debugging while collaborating with architects on technical implementation.

The Quantum Product Engineer will develop Quantum Design Automation solutions, conduct circuit simulations, oversee layout implementation, and analyze superconducting quantum hardware.

The Principal DFT Design Engineer will mentor junior engineers, lead DFT projects, use EDA tools, and drive innovation in testing methodologies.

The Design Engineer II will perform post-silicon physical layer electrical validation, manage teams, and lead validation efforts for high-speed SERDES protocols.

Design and implement features for a software analysis tool, troubleshoot software issues, and maintain existing functionalities.