Top Tech Jobs & Startup Jobs

Reposted 15 Days AgoSaved
In-Office
San Jose, CA, USA
84K-156K Annually
Senior level
84K-156K Annually
Senior level
Artificial Intelligence • Cloud • Hardware • Software • Semiconductor
Provide technical sales support as a senior application engineer for signal and power integrity across IC, package, and PCB designs. Deliver workshops, demos, training, and onsite customer support; analyze customer environments and recommend EDA solutions using Cadence or competitive tools. Collaborate with sales, R&D, product engineering, and marketing to ensure customer success.
Top Skills: Cadence AllegroClarityEda ToolsIcpPcb EditorSigrity
Reposted 15 Days AgoSaved
In-Office
Austin, TX, USA
Mid level
Mid level
Artificial Intelligence • Cloud • Hardware • Software • Semiconductor
Develop and debug bare-metal firmware for DDR5 PHY microcontrollers, collaborate with hardware designers and verification teams to implement training algorithms, perform firmware-hardware co-verification in RTL simulations, and support silicon bring-up and debugging using EDA tools and scripting.
Top Skills: Bare-Metal ProgrammingCDdr5 JedecEda SimulatorsMemory PhyMicrocontrollersPerlPythonRtl SimulationSerdesShellSilicon Bring-UpTclVerilogWaveform Viewers
Reposted 15 Days AgoSaved
In-Office
Austin, TX, USA
Senior level
Senior level
Artificial Intelligence • Cloud • Hardware • Software • Semiconductor
Design-for-Test (DFT) engineer responsible for scan chain and compression insertion, MBIST/LBIST, ATPG pattern generation and verification, debugging failures, verifying ATPG testbenches, and collaborating across architecture, design, and customer teams. Work with JTAG/IEEE test standards and Cadence flows to meet test coverage and quality metrics.
Top Skills: AsicAtpgCadenceCompression ScanDftEquivalency CheckingIeee1500Ieee1687Jtag 1149.1Jtag 1149.6LbistMbistScan Chain InsertionSocSynthesis ToolsTiming AnalysisVerilog
16 Days AgoSaved
In-Office
Irvine, CA, USA
118K-218K Annually
Senior level
118K-218K Annually
Senior level
Artificial Intelligence • Cloud • Hardware • Software • Semiconductor
Lead research, design, development, and validation of advanced nonlinear finite element analysis algorithms and solution capabilities for MSC Nastran/Marc. Implement, optimize, test, benchmark, and document FEA features; create verification models and automated regression tests; investigate defects and performance issues; support QA, release readiness, and cross-team collaboration while mentoring engineers and guiding architectural decisions.
Top Skills: CC++FortranHexagon NastranLinux Shell ScriptingMarcExcelMicrosoft WordMsc NastranNurbsPython
Reposted 16 Days AgoSaved
In-Office
2 Locations
192K-288K Annually
Senior level
192K-288K Annually
Senior level
Artificial Intelligence • Cloud • Hardware • Software • Semiconductor
Serve as a technical pre-sales leader, driving cross-functional campaigns that match Cadence digital design and EDA solutions to customer needs. Build relationships with customer engineering and leadership, influence buying decisions, manage complex technical projects, and support multi-million-dollar sales through technical expertise across the RTL-to-GDSII flow and AI/ML optimization methods.
Top Skills: Ai/MlCadence ToolsDftDigital ImplementationEda ToolsElectrical SignoffEquivalence CheckingGdsiiHigh-Level SynthesisMixed-Signal Ic DesignPackage DesignPhysical SignoffPlace And RoutePower AnalysisRtlRtl SynthesisStatic Timing Analysis
New

Track Smarter, Apply Better.

Ditch the spreadsheets. Organize your job search with our freeApplication Tracker.

Use For Free
Application Tracker Preview
17 Days AgoSaved
In-Office
2 Locations
248K-372K Annually
Senior level
248K-372K Annually
Senior level
Artificial Intelligence • Cloud • Hardware • Software • Semiconductor
Lead customer technical engagement for Digital/Custom/Analog/RF design flows (Innovus, Virtuoso), drive adoption of advanced layout and AI-driven automation, translate customer needs to R&D, and expand Cadence Custom IC footprint while supporting executive-level discussions and methodology definition.
Top Skills: Agentic AiAi-Driven Design AutomationChipletDrcDtcoEm-Aware LayoutExlGenusGxlInnovusIr-Aware LayoutLvsPackagingParasitic ExtractionPcellPdkPegasusPhysical VerificationQuantusReinforcement LearningSignoff ToolsSkillSpectreTempusVirtuosoVirtuoso Layout Suite Xl
17 Days AgoSaved
In-Office
San Jose, CA, USA
28-53 Hourly
Mid level
28-53 Hourly
Mid level
Artificial Intelligence • Cloud • Hardware • Software • Semiconductor
Provide administrative support to HR leadership: manage complex calendars across time zones, coordinate domestic and international travel, organize events and meetings, prepare expense reports and purchase requisitions, support special projects, and handle confidential communications while building cross-functional relationships.
Top Skills: ExcelMicrosoft OutlookMicrosoft Powerpoint
Reposted 17 Days AgoSaved
In-Office
Burlington, MA, USA
118K-218K Annually
Senior level
118K-218K Annually
Senior level
Artificial Intelligence • Cloud • Hardware • Software • Semiconductor
Develop software solutions, analyze algorithms, collaborate on architecture, code review, and document design. Requires strong C/C++ proficiency and problem-solving skills.
Top Skills: AlgorithmsC/C++Data StructuresDatabasesEda ToolsSimulation EnginesSystemverilog
Reposted 17 Days AgoSaved
In-Office
San Jose, CA, USA
137K-254K Annually
Senior level
137K-254K Annually
Senior level
Artificial Intelligence • Cloud • Hardware • Software • Semiconductor
The Principal Product Engineer will develop and drive customer adoption of AI-driven Layout Automation flows, focusing on analog layout expertise and automation technology, while collaborating with customers.
Top Skills: Analog LayoutLayout AutomationScriptingVirtuoso Custom Design Platform
Reposted 17 Days AgoSaved
In-Office
San Jose, CA, USA
137K-254K Annually
Senior level
137K-254K Annually
Senior level
Artificial Intelligence • Cloud • Hardware • Software • Semiconductor
Develop and maintain EDA tools for transistor-level analysis. Enhance architecture for timing analysis and implement machine learning technologies for improved solutions.
Top Skills: C++LinuxSpiceUnix
All Filters
JobType
New Jobs
Job Category
Experience
Industry
Company Name
Company Size

Sign up now Access later

Create Free Account