Top Tech Jobs & Startup Jobs

Reposted 17 Hours AgoSaved
In-Office
San Jose, CA, USA
98K-157K Annually
Senior level
98K-157K Annually
Senior level
Software • Semiconductor • Manufacturing
The Staff AI Development Engineer will design agentic workflows, lead fullstack implementation of applications, mentor teams, and optimize AI-driven automation for various business units.
Top Skills: Ci/CdGitGoJavaJavaScriptKubernetesLangchainLanggraphPythonTest-Driven DevelopmentTypescriptVector Databases
Reposted 17 Hours AgoSaved
In-Office
San Jose, CA, USA
141K-226K Annually
Senior level
141K-226K Annually
Senior level
Software • Semiconductor • Manufacturing
Design and implement physical layouts for power grids and interconnects, automate processes, and analyze high-speed signal interconnects for advanced IC technologies.
Top Skills: PythonTcl
Reposted 17 Hours AgoSaved
In-Office
2 Locations
108K-173K Annually
Senior level
108K-173K Annually
Senior level
Software • Semiconductor • Manufacturing
The ASIC Design Engineer leads design implementations, ensuring quality in multiple disciplines including synthesis, floorplanning, and timing closure with minimal supervision.
Top Skills: AsicClock MethodologyDesign For TestEda Vendor SolutionsFloorplanningPhysical Design ChecksPlace And RoutePower Planning And AnalysisSignal IntegrityTiming Closure
Reposted 17 Hours AgoSaved
In-Office
2 Locations
127K-203K Annually
Expert/Leader
127K-203K Annually
Expert/Leader
Software • Semiconductor • Manufacturing
The ASIC Design Engineer is responsible for leading complex design implementations, ensuring quality through peer reviews, and adapting to technology changes.
Top Skills: Asic DesignClock MethodologyDesign For TestEda Vendor SolutionsFloorplanningPhysical Design ChecksPlace And RoutePower Planning And AnalysisSignal IntegritySynthesisTiming Closure
Reposted 17 Hours AgoSaved
In-Office
San Jose, CA, USA
120K-192K Annually
Senior level
120K-192K Annually
Senior level
Software • Semiconductor • Manufacturing
The Digital Signal Processing Engineer will design DSP blocks for optical data center products, focusing on SerDes and high-speed data connectivity, utilizing skills in Verilog, Matlab, and high-speed signal processing.
Top Skills: Digital Signal ProcessingMatlabNcsimNcverilogSimulinkSimvisionSpyglassSystem VerilogVerilogVerilog-Hdl
New

Track Smarter, Apply Better.

Ditch the spreadsheets. Organize your job search with our freeApplication Tracker.

Use For Free
Application Tracker Preview
Reposted 17 Hours AgoSaved
In-Office
River Hills, Austin, TX, USA
52K-83K Hourly
Senior level
52K-83K Hourly
Senior level
Software • Semiconductor • Manufacturing
Responsible for front end design and verification of ASIC design blocks, including architecture definition, logic design, synthesis, and verification through simulation and analysis of timing.
Top Skills: Cadence ConformalCadence Rtl CompilerGitPerlPrimetimeSpyglass LintSvnSynopsys Design CompilerSynopsys FormalityTclVerilog
Reposted 17 Hours AgoSaved
In-Office
San Jose, CA, USA
98K-157K Annually
Senior level
98K-157K Annually
Senior level
Software • Semiconductor • Manufacturing
The Staff AI Development Engineer will design agentic AI solutions, implement fullstack applications, mentor teams, and optimize AI workflows and architecture in collaboration with infrastructure teams.
Top Skills: Ci/CdGitGoJavaJavaScriptKubernetesLangchainLanggraphMilvusPineconePythonTest-Driven DevelopmentTypescriptVector DatabasesWeaviate
Reposted YesterdaySaved
In-Office
San Jose, CA, USA
141K-226K Annually
Senior level
141K-226K Annually
Senior level
Software • Semiconductor • Manufacturing
Lead DFT programs including specification, implementation, and verification for ASIC products, focusing on various phases of SoC DFT-related activities and customer interactions.
Top Skills: DftDft CompilerFastscanIclIee1687Ieee1149.1Ieee1149.6IjtagIoLbistMbistMentor TestkompressPdlScanSerdesTapTessent SsnTetramaxVerilog
YesterdaySaved
In-Office
2 Locations
108K-173K Annually
Senior level
108K-173K Annually
Senior level
Software • Semiconductor • Manufacturing
The Layout Engineer will develop and verify layouts for high-speed analog and mixed-signal circuits, focusing on power optimization and performance within state-of-the-art integrated circuits.
Top Skills: Cadence VirtuosoFinfetInnovus
YesterdaySaved
In-Office
San Jose, CA, USA
141K-226K Annually
Senior level
141K-226K Annually
Senior level
Software • Semiconductor • Manufacturing
The Logic Design Engineer will design and verify high-performance Ethernet switch ASICs, including RTL implementation, verification, and debug analysis, while collaborating with the program lifecycle.
Top Skills: EthernetMplsPerlPythonTcp/IpVerilog
All Filters
New Jobs
Job Category
Experience
Industry
Company Name
Company Size

Sign up now Access later

Create Free Account