Top Tech Jobs & Startup Jobs

Reposted 19 Days AgoSaved
In-Office
San Jose, CA, USA
Senior level
Senior level
Big Data • Information Technology
Lead development of high-speed electrical connectivity products and manage cross-functional engineering teams while overseeing the product lifecycle from concept to launch.
Top Skills: CosmosCxlEthernetNvlinkPcieUalink
Reposted 19 Days AgoSaved
In-Office
San Jose, CA, USA
Senior level
Senior level
Big Data • Information Technology
Lead hardware design engineering for active electrical cables and smart cable modules, overseeing teams in design, validation, and customer integration. Develop technological strategies and manage product lifecycles from concept to production while fostering engineering excellence and collaboration.
Top Skills: CxlElectrical DesignEthernetHigh-Speed Pcb DesignMechanical EngineeringNvlinkPcb DesignPcieSignal IntegritySilicon EvaluationThermal ManagementUalink
Reposted 20 Days AgoSaved
In-Office
San Jose, CA, USA
160K-190K Annually
Senior level
160K-190K Annually
Senior level
Big Data • Information Technology
The Senior Firmware Engineer will architect and develop firmware for SoC and systems, working with hardware and ensuring customer needs are understood and met.
Top Skills: CC++CxlDoxygenEthernetGccGitMakeMqx RtosNvlinkPciePythonSocThreadxUalink
Reposted 21 Days AgoSaved
In-Office
San Jose, CA, USA
240K-300K Annually
Senior level
240K-300K Annually
Senior level
Big Data • Information Technology
Lead the go-to-market strategy for fabric switch and memory controller solutions, focusing on product positioning and market intelligence while collaborating with cross-functional teams and mentoring a marketing team.
Top Skills: CxlPcieUalink
Reposted 21 Days AgoSaved
In-Office
San Jose, CA, USA
120K-140K Annually
Junior
120K-140K Annually
Junior
Big Data • Information Technology
The Product Quality Engineer will perform failure analysis, drive root-cause identification, collaborate with teams, and utilize lab instrumentation to ensure high-quality AI connectivity solutions.
Top Skills: CosmosCxlEthernetNvlinkPciePythonSQLUalink
New

Track Smarter, Apply Better.

Ditch the spreadsheets. Organize your job search with our freeApplication Tracker.

Use For Free
Application Tracker Preview
Reposted 22 Days AgoSaved
In-Office
San Jose, CA, USA
135K-195K Annually
Senior level
135K-195K Annually
Senior level
Big Data • Information Technology
As a Senior Digital Design Engineer, you will design and implement CPU subsystems and collaborate with teams on verification, quality, and automation improvements in high-performance AI connectivity solutions.
Top Skills: CadencePythonSynopsysSystemverilog
Reposted 22 Days AgoSaved
In-Office
San Jose, CA, USA
203K-250K Annually
Senior level
203K-250K Annually
Senior level
Big Data • Information Technology
Lead SI/PI planning, design, simulation, and lab validation for high-speed connectivity products. Perform EM and PI simulations, hardware constraint definition, debug root-cause issues, and collaborate cross-functionally to deliver PCIe/Ethernet/SERDES channel solutions.
Top Skills: AdsAnsysBgaCadenceCosmosCxlEthernet 224GEthernet 448GNvlinkOscilloscopePcbPcieSerdesTdrUalinkVna
Reposted 23 Days AgoSaved
In-Office
San Jose, CA, USA
133K-185K Annually
Senior level
133K-185K Annually
Senior level
Big Data • Information Technology
Debug and integrate firmware for Ethernet retimers/gearboxes, triage lab and field failures, fix embedded C/C++ firmware, support customer bring-up, and develop features for SERDES, link training, equalization, and diagnostics.
Top Skills: BashCC++ClangEmbedded SdkEthernetFecGccGdbGearboxGitLinuxmacOSMakeNicPcsPhyRetimerSerdesSocSwitch
24 Days AgoSaved
In-Office
San Jose, CA, USA
207K-230K Annually
Senior level
207K-230K Annually
Senior level
Big Data • Information Technology
Lead architecture and execution of UVM/SystemVerilog verification for multi-Gbps SerDes/PHY IP. Define verification strategy, implement testbenches and RNM co-simulation, drive coverage closure, debug with designers, and mentor junior engineers to ensure first-pass silicon success across PCIe/UALink/UCIe/Ethernet/CXL protocols.
Top Skills: Analog/Mixed-Signal Co-SimulationCxlEmulation (PalladiumEthernetGate-Level SimulationPciePerlPythonReal Number ModelingSerdes/PhySystemverilogUalinkUcieUvmVeloceZebu)
Reposted 24 Days AgoSaved
In-Office
San Jose, CA, USA
230K-285K Annually
Expert/Leader
230K-285K Annually
Expert/Leader
Big Data • Information Technology
Lead formal verification strategy and methodology for next-generation connectivity products. Develop formal models, assertions, and test plans; apply EDA tools and complexity-reduction techniques to find corner-case bugs. Mentor global engineers, collaborate with design teams, and represent the company in industry forums.
Top Skills: Assertion-Based Model CheckingCadence JaspergoldCi/CdCxlEda ToolsEthernetPciePerlPythonRtlSynopsys VcformalSystemverilogUalinkUcieVerilog
All Filters
JobType
New Jobs
Job Category
Experience
Industry
Company Name
Company Size

Sign up now Access later

Create Free Account