Top Tech Jobs & Startup Jobs

23 Days AgoSaved
In-Office
Burlington, MA, USA
102K-189K Annually
Junior
102K-189K Annually
Junior
Artificial Intelligence • Cloud • Hardware • Software • Semiconductor
Develop compiler software for the Cadence Palladium hardware emulation platform. Responsibilities include solving large-scale compilation challenges involving logic optimization, partitioning, routing, multithreading, and distributed computing. The role requires strong C/C++ programming, data structures and algorithms knowledge, debugging, Linux/Unix development, and familiarity with hardware description languages and electronic design platforms.
Top Skills: Build SystemsCC++DatabasesDistributed ComputingElectronic Design AutomationGdbLinux/UnixMultithreadingSystemverilogVerilogVersion Control SystemsVhdl
23 Days AgoSaved
In-Office
San Jose, CA, USA
119K-221K Annually
Senior level
119K-221K Annually
Senior level
Artificial Intelligence • Cloud • Hardware • Software • Semiconductor
Provides technical support for Cadence Palladium, Protium, and Virtual Protocol products. Responsibilities include debugging customer failures, creating replication test cases, coordinating issues with R&D, recommending workarounds, testing fixes and patches, specifying enhancements, and validating new hardware and software features. The role requires expertise in digital design verification, HDL, Unix/Linux scripting, hardware protocols, emulation, and customer communication, with occasional travel.
Top Skills: BashCadence PalladiumCadence ProtiumCshEdaEthernetHardware EmulationKshPcieSv CoverageSvaSystemverilogTbaUnix/LinuxUpfUsbUvmVerilogVhdlVirtual Protocol (Pdapp)
23 Days AgoSaved
In-Office
San Jose, CA, USA
186K-345K Annually
Senior level
186K-345K Annually
Senior level
Artificial Intelligence • Cloud • Hardware • Software • Semiconductor
Provides technical support for Cadence Palladium, Protium, and Virtual Protocol products. Responsibilities include customer performance tuning, compiler feature support, debugging and reproducing failures, testing fixes, developing hardware and firmware expertise, supporting escalations, specifying enhancements, testing new features, and updating training materials. The role collaborates with customers, field account executives, and R&D teams and may require occasional travel of up to 10%.
Top Skills: BashCoverageCpfCshEdaKshLinuxPalladiumPerlProtiumSystemverilogSystemverilog AssertionsUnixUpfUvmVerilogVhdlVirtual Protocol (Pdapp)
23 Days AgoSaved
In-Office
San Jose, CA, USA
105K-195K Annually
Junior
105K-195K Annually
Junior
Artificial Intelligence • Cloud • Hardware • Software • Semiconductor
Provides technical support for Cadence Palladium, Protium, and Virtual Protocol products by handling customer cases, reproducing issues, reporting bugs, testing fixes, and tracking quality metrics. Collaborates with customers, field applications engineers, and R&D teams. Requires digital design and verification expertise, HDL proficiency, Unix/Linux scripting, EDA debugging knowledge, and familiarity with emulation, verification methodologies, and PCIe, USB, or Ethernet protocols. Occasional travel may be required.
Top Skills: BashCadence PalladiumCshEthernetJIRAKshLinuxPcieProtiumSalesforceSvaSystemverilogTbaUnixUpfUsbUvmVerilogVhdlVirtual Protocol
23 Days AgoSaved
In-Office
San Jose, CA, USA
119K-221K Annually
Senior level
119K-221K Annually
Senior level
Artificial Intelligence • Cloud • Hardware • Software • Semiconductor
Provides technical support for Cadence Palladium, Protium, and Virtual Protocol products. Debugs customer-reported failures, creates reproducer test cases, coordinates issues with R&D, recommends workarounds, tests fixes and patches, supports enhancement requests, and evaluates new hardware and software features. Requires expertise in digital design, verification methodologies, HDL, Unix/Linux scripting, hardware protocols, emulation, and complex EDA environments. Occasional travel may be required.
Top Skills: BashCshEdaEthernetKshPalladiumPcieProtiumSv CoverageSvaSystemverilogTbaUnix/LinuxUpfUsbUvmVerilogVhdlVirtual Protocol (Pdapp)
New

Cut your apply time in half.

Use ourAI Assistantto automatically fill your job applications.

Use For Free
Application Tracker Preview
28 Days AgoSaved
In-Office
Austin, TX, USA
Mid level
Mid level
Artificial Intelligence • Cloud • Hardware • Software • Semiconductor
Architects and designs processor core logic enhancements in partnership with the Chief Architect. Collaborates with validation and physical design teams to productize solutions, focusing on areas such as load/store, instruction fetch, branch prediction, memory management, and bus protocols. The role may also analyze performance bottlenecks, model improvements, and implement optimization solutions.
Top Skills: Branch PredictionBus ProtocolsInstruction FetchLoad/StoreMemory ManagementPerformance Analysis And OptimizationProcessor ArchitectureProcessor Core Logic Design
29 Days AgoSaved
In-Office
San Jose, CA, USA
161K-299K Annually
Senior level
161K-299K Annually
Senior level
Artificial Intelligence • Cloud • Hardware • Software • Semiconductor
Develop and validate software for physical verification of advanced semiconductor devices. Solve complex mathematical and geometric problems, maintain reliable engineering applications, collaborate with global R&D teams, participate in code reviews, and improve development processes for next-generation chip design and manufacturing technologies.
Top Skills: CC++
29 Days AgoSaved
In-Office
Burlington, MA, USA
102K-189K Annually
Junior
102K-189K Annually
Junior
Artificial Intelligence • Cloud • Hardware • Software • Semiconductor
Develop compiler software for the Cadence Palladium emulation platform, solving large-scale compilation problems through logic optimization, distributed databases, precompilers, multithreading, and distributed computing. Responsibilities require strong data structures, algorithms, database, C++ development, debugging, and Linux/Unix skills, with exposure to hardware description languages and electronic design platforms.
Top Skills: Build SystemsC++Cadence PalladiumDatabasesDistributed ComputingGdbLinuxMultithreadingSystemverilogUnixVerilogVersion-Control SystemsVhdl
29 Days AgoSaved
In-Office
Burlington, MA, USA
102K-189K Annually
Junior
102K-189K Annually
Junior
Artificial Intelligence • Cloud • Hardware • Software • Semiconductor
Develop compiler technology for the Cadence Palladium emulation platform. Responsibilities include solving large-scale compilation problems involving logic optimization, distributed computing, multithreading, distributed databases, and precompiler technologies. The role requires strong software engineering, data structures, algorithms, C/C++ programming, debugging, and Linux/Unix development skills, along with familiarity with hardware description languages and electronic design platforms.
Top Skills: Build SystemsCC++DatabasesGdbLinuxSystemverilogUnixVerilogVersion-Control SystemsVhdl
One Month AgoSaved
In-Office
2 Locations
105K-195K Annually
Mid level
105K-195K Annually
Mid level
Artificial Intelligence • Cloud • Hardware • Software • Semiconductor
Support Cadence Conformal products, especially equivalency checking, by troubleshooting customer issues, debugging systematically, identifying workarounds, and translating findings for R&D. Collaborate with customers and R&D on product features, enhancements, and solutions. Apply RTL synthesis and verification knowledge, scripting skills in Tcl and Perl, technical writing, and strong communication to meet deadlines and resolve ambiguous problems.
Top Skills: Conformal LecLow Power DesignPerlRtlRtl SynthesisTclVerification Tools
All Filters
JobType
New Jobs
Job Category
Experience
Industry
Company Name
Company Size

Sign up now Access later

Create Free Account