Get the job you really want.

Top Tech Jobs & Startup Jobs

Reposted 19 Days AgoSaved
In-Office
Santa Clara, CA, USA
140K-210K
Mid level
140K-210K
Mid level
Semiconductor
Design and verify mixed-signal circuits like ADCs, PLLs, and amplifiers in CMOS technology while correlating simulations with measurements.
Top Skills: CmosHsimMatlabSpectreSpiceVerilog
Reposted 19 Days AgoSaved
In-Office
Santa Clara, CA, USA
147K-220K
Senior level
147K-220K
Senior level
Semiconductor
Lead micro-architecture and RTL development for DSP logic within high-performance mixed signal ICs, ensuring timing closure and power optimization.
Top Skills: Digital Signal ProcessingLow Power DesignPerlPythonStaSynthesisSystemverilogVerilog
Reposted 19 Days AgoSaved
In-Office
2 Locations
193K-290K
Senior level
193K-290K
Senior level
Semiconductor
Lead the design and governance of global compensation programs, ensuring compliance and alignment with strategic goals while managing executive compensation and stakeholder engagement.
Top Skills: MercerRadfordWorkday
Reposted 19 Days AgoSaved
In-Office
Morrisville, NC, USA
171K-253K
Expert/Leader
171K-253K
Expert/Leader
Semiconductor
The position involves leading DFT architecture and execution for complex ASIC/SoC designs, innovating methodologies and guiding a team of engineers.
Top Skills: AsicC-ShellDftDfxGenusIpModusNcsimPerlPythonSiemens Tool SetSocSpyglassSynopsys Tool SetTclTessentTmax
20 Days AgoSaved
In-Office
Santa Clara, CA, USA
34-68
Internship
34-68
Internship
Semiconductor
Interns will develop embedded firmware in C, test codes in C and Python, and debug issues while gaining experience in the software development cycle and CI methodologies.
Top Skills: BashCGdbGitJenkinsLinuxMakefilesPythonWindows
New

Track Smarter, Apply Better.

Ditch the spreadsheets. Organize your job search with our freeApplication Tracker.

Use For Free
Application Tracker Preview
20 Days AgoSaved
In-Office
Santa Clara, CA, USA
194K-291K
Expert/Leader
194K-291K
Expert/Leader
Semiconductor
Lead SoC design programs from architecture to tape-out, ensuring cross-functional alignment. Responsibilities include RTL design, verification, post-silicon validation, and team mentorship.
Top Skills: AhbApbAxiCxlDdrFpga PrototypingHbmLpddrPcieRtl DevelopmentSynthesisTiming Closure
20 Days AgoSaved
In-Office
Santa Clara, CA, USA
169K-253K
Senior level
169K-253K
Senior level
Semiconductor
The Senior Principal Design Verification Engineer will architect simulation test benches, develop test plans, debug issues, and mentor junior engineers in verifying advanced SoC designs.
Top Skills: C/C++System VerilogUvm
20 Days AgoSaved
In-Office
Santa Clara, CA, USA
147K-220K
Senior level
147K-220K
Senior level
Semiconductor
The Principal Design Verification Engineer will oversee the verification of chip circuitry, develop verification environments, write test plans, and ensure designs meet specifications through effective collaboration with designers.
Top Skills: Arm AssemblyC++Eda Verification ToolsLinux O.S.PerlPythonSystem VerilogUvm
20 Days AgoSaved
In-Office
2 Locations
124K-186K
Senior level
124K-186K
Senior level
Semiconductor
The role involves verification of memory subsystems for various SoCs, developing verification components, writing tests, debugging, and providing guidance to junior engineers.
Top Skills: PerlPythonSystem VerilogUvm
20 Days AgoSaved
In-Office
2 Locations
147K-220K
Expert/Leader
147K-220K
Expert/Leader
Semiconductor
The Principal Engineer will lead verification of SoCs, develop test strategies, and guide a team on pre-silicon validation of memory subsystems, ensuring functional correctness through detailed test plans.
Top Skills: Eda ToolsPerlPythonSystem VerilogUvm
All Filters
New Jobs
Job Category
Experience
Industry
Company Name
Company Size

Sign up now Access later

Create Free Account