Top Tech Jobs & Startup Jobs

11 Days AgoSaved
In-Office
3 Locations
223K-330K Annually
Expert/Leader
223K-330K Annually
Expert/Leader
Artificial Intelligence • Automotive • Semiconductor
Lead the development of advanced packaging technology for HPC and AI solutions, focusing on architecture, integrity studies, and collaboration with external partners.
Top Skills: Ansys HfssAnsys SiwaveCadence ClarityCadence Sigrity Powersi
11 Days AgoSaved
In-Office
Westborough, MA, USA
186K-275K Annually
Senior level
186K-275K Annually
Senior level
Artificial Intelligence • Automotive • Semiconductor
Manage physical design and timing closure for high-performance processors, mentor a team, and drive execution and strategy for ASIC solutions.
Top Skills: CmosLinuxSynopsys PrimetimeUnix
Reposted 11 Days AgoSaved
In-Office
Santa Clara, CA, USA
131K-196K Annually
Senior level
131K-196K Annually
Senior level
Artificial Intelligence • Automotive • Semiconductor
In this role, you will design, develop, and maintain Windows kernel-mode/device drivers, debug issues, optimize performance, and lead junior engineers.
Top Skills: CC++KdKmdfUmdfWindbgWindows Driver Kit (Wdk)
Reposted 11 Days AgoSaved
In-Office
Santa Clara, CA, USA
159K-238K Annually
Senior level
159K-238K Annually
Senior level
Artificial Intelligence • Automotive • Semiconductor
Lead the development and verification of SoC emulation models, optimize performance, automate flows, and collaborate with design teams.
Top Skills: Arm AssemblyC++PerlPythonSystemverilogTclUvm
Reposted 11 Days AgoSaved
In-Office
Irvine, CA, USA
136K-201K Annually
Senior level
136K-201K Annually
Senior level
Artificial Intelligence • Automotive • Semiconductor
We are seeking a Timing/STA Engineer with expertise in timing constraints development and STA methodologies for intricate SoC designs. Responsibilities include developing timing constraints, conducting static timing analysis, automating STA processes, and collaborating with cross-functional teams for design optimization.
Top Skills: Eda ToolsPrimetimePythonSta ToolsTcl
New

Cut your apply time in half.

Use ourAI Assistantto automatically fill your job applications.

Use For Free
Application Tracker Preview
Reposted 11 Days AgoSaved
In-Office
Santa Clara, CA, USA
111K-166K Annually
Senior level
111K-166K Annually
Senior level
Artificial Intelligence • Automotive • Semiconductor
Seeking a Senior Firmware Engineer to manage firmware for high-speed interconnects, develop APIs, and enhance AI solutions with Celestial AI's technology.
Top Skills: Arm Cortex-AArm Cortex-MArm Cortex-RCC++Esp32GdbGitI2CJtagLogic AnalyzersOscilloscopesRisc-VSpiSwdUart
Reposted 11 Days AgoSaved
In-Office
Westborough, MA, USA
205K-303K Annually
Senior level
205K-303K Annually
Senior level
Artificial Intelligence • Automotive • Semiconductor
The Senior Principal Digital IC Design Engineer will develop and optimize RTL for high-performance computing, lead design projects, collaborate across teams, and mentor junior engineers on security IP design.
Top Skills: Eda ToolsSystemverilogVerilog
Reposted 11 Days AgoSaved
In-Office
Santa Clara, CA, USA
111K-166K Annually
Mid level
111K-166K Annually
Mid level
Artificial Intelligence • Automotive • Semiconductor
The Staff System QA Engineer will design test plans, validate firmware features, develop automated tests, and support customers in integration.
Top Skills: Arm ProcessorCC++Cxl Memory ExpansionNvme Storage Accelerator
Reposted 11 Days AgoSaved
In-Office
Santa Clara, CA, USA
155K-232K Annually
Senior level
155K-232K Annually
Senior level
Artificial Intelligence • Automotive • Semiconductor
The Principal System QA Engineer will design and execute test plans, validate firmware features, develop automated tests, and support tier-1 customers with testing integration.
Top Skills: Arm ProcessorC/C++Cxl Memory ExpansionNvme Storage Accelerator
Reposted 11 Days AgoSaved
In-Office
2 Locations
136K-201K Annually
Senior level
136K-201K Annually
Senior level
Artificial Intelligence • Automotive • Semiconductor
Seeking an experienced ASIC synthesis and design engineer to develop timing constraints and implement ASIC front-end tasks, collaborating across teams for high-speed designs.
Top Skills: AsicFusion CompilerPythonStaTclVlsi
All Filters
JobType
New Jobs
Job Category
Experience
Industry
Company Name
Company Size

Sign up now Access later

Create Free Account