Get the job you really want.

Top Tech Jobs & Startup Jobs

Reposted 15 Days AgoSaved
In-Office
Westborough, MA, USA
203K-300K
Senior level
203K-300K
Senior level
Semiconductor
Lead the Design Verification team, define methodologies, validate ASICs, collaborate across teams, and oversee recruiting and team development.
Top Skills: AsicDc ValidationDv MethodologyEmulationSoc Architecture
Reposted 15 Days AgoSaved
In-Office
Santa Clara, CA, USA
140K-210K
Senior level
140K-210K
Senior level
Semiconductor
Responsible for designing and delivering high-speed transceiver products, including specification definition, schematic design, and production initiation.
Top Skills: AdcsAmsAnalog Ic DesignBiasing CircuitsDacsEsd RequirementsFiltersHigh-Speed TransceiversPllVeriloga
Reposted 15 Days AgoSaved
In-Office
2 Locations
149K-220K
Senior level
149K-220K
Senior level
Semiconductor
As a Principal Engineer at Marvell, you will lead and execute DFT on complex ASIC/SoC designs, mentor a team, and enhance DFT methodologies.
Top Skills: AsicC-ShellDftIp-DfxMbistPerlPythonScanSiemensSocStaSynopsysTcl
Reposted 15 Days AgoSaved
In-Office
Santa Clara, CA, USA
169K-253K
Senior level
169K-253K
Senior level
Semiconductor
The Senior Principal Verification Engineer will verify SoCs, develop test benches, execute test plans, debug simulations, and mentor junior engineers.
Top Skills: C/C++System VerilogUvm
Reposted 15 Days AgoSaved
In-Office
Santa Clara, CA, USA
144K-215K
Expert/Leader
144K-215K
Expert/Leader
Semiconductor
The Principal Engineer in Customer Quality Engineering is responsible for managing customer quality requirements, driving improvement programs, and ensuring alignment with internal quality standards. This role involves leading customer engagement activities, assessing reliability risks, and fostering cross-functional collaboration to optimize quality metrics and strengthen relationships with customers.
Top Skills: ExcelMS OfficePowerPoint
New

Track Smarter, Apply Better.

Ditch the spreadsheets. Organize your job search with our freeApplication Tracker.

Use For Free
Application Tracker Preview
Reposted 15 Days AgoSaved
In-Office
Santa Clara, CA, USA
118K-177K
Senior level
118K-177K
Senior level
Semiconductor
The Senior Staff Engineer will design and verify analog mixed-signal layouts, collaborate with teams, and maintain documentation in deep sub-micron CMOS technologies.
Top Skills: CadenceCalibreCustom CompilerMentor GraphicsSynopsysVirtuoso
16 Days AgoSaved
In-Office
2 Locations
65K-97K
Entry level
65K-97K
Entry level
Semiconductor
The Test Engineer will design, debug, and develop ATE test programs for high-speed optical PHY and AI products, while undergoing training.
Top Skills: CC++
16 Days AgoSaved
In-Office
Santa Clara, CA, USA
166K-248K
Senior level
166K-248K
Senior level
Semiconductor
The role involves designing and verifying high performance analog circuits, leading projects, and managing teams in semiconductor solutions.
Top Skills: AdeAnalog DesignData ConvertersOscillatorsPllSerdesSpectreVirtuoso
Reposted 16 Days AgoSaved
In-Office
Santa Clara, CA, USA
76K-114K
Expert/Leader
76K-114K
Expert/Leader
Semiconductor
The AI/ML Engineer will architect, design, and develop simulators for SSD controller SOCs, leading the development and mentoring the team while conducting reviews and user training.
Top Skills: C/C++DmlNvmeOnfiPythonQemuSynopsys VirtualizerSystemcToggleWind River Simics
16 Days AgoSaved
In-Office
Santa Clara, CA, USA
23-47
Internship
23-47
Internship
Semiconductor
As a Package Engineering Intern, you will engage in semiconductor package development, substrate design, and improve manufacturing processes while gaining hands-on experience.
Top Skills: ApdAutocad
All Filters
New Jobs
Job Category
Experience
Industry
Company Name
Company Size

Sign up now Access later

Create Free Account