Top Tech Jobs & Startup Jobs

One Month AgoSaved
In-Office
Saratoga, CA, USA
195K-250K Annually
Expert/Leader
195K-250K Annually
Expert/Leader
Artificial Intelligence • Hardware
Define and implement design-for-test architecture for multi-chip SoCs, including scan, BIST, memory repair, boundary scan, OCC, LBIST, and ATPG. Develop synthesis constraints, supervise ATPG generation, and achieve high scan and at-speed scan coverage. Perform RTL and gate-level simulation using DFT and synthesis tools while collaborating on low-power, high-performance designs for advanced 7nm-or-below technologies.
Top Skills: 7NmAcjtagAtpgBistBoundary ScanDcjtagDeserializersDftEmibGate-Level SimulationLbistMemory RepairMentor Test ToolsOccPerlPythonRtl SimulationScanSdcSerializersSynopsys Test ToolsSystemverilogTclUnixVerilog
Reposted One Month AgoSaved
In-Office
Saratoga, CA, USA
210K-265K Annually
Senior level
210K-265K Annually
Senior level
Artificial Intelligence • Hardware
Lead the QA strategy for Network SDK, design test frameworks, mentor engineers, validate core SDK layers, and ensure high-quality releases.
Top Skills: C++DpdkLinuxP4PythonSai
Reposted One Month AgoSaved
In-Office
Saratoga, CA, USA
210K-275K Annually
Senior level
210K-275K Annually
Senior level
Artificial Intelligence • Hardware
Lead the design and development of SDK for Eridu's switch ASICs, ensuring performance and production readiness. Oversee software interfaces for dataplane operations and mentor junior engineers.
Top Skills: Behavioural ModelsCC++PythonReal-Time LinuxSonic
Reposted One Month AgoSaved
In-Office
Saratoga, CA, USA
210K-275K Annually
Senior level
210K-275K Annually
Senior level
Artificial Intelligence • Hardware
Lead the development and integration of OCP SAI with SONiC, requiring expertise in programming, SDK development, and networking protocols.
Top Skills: CC++PythonSaiSdksSonic
Reposted 2 Months AgoSaved
In-Office
Saratoga, CA, USA
195K-265K Annually
Senior level
195K-265K Annually
Senior level
Artificial Intelligence • Hardware
Develop verification infrastructure, perform ASIC verification, execute simulations, analyze coverage metrics, and ensure quality assurance processes.
Top Skills: OvmPerlPythonSystem VerilogTclUvmVmm
Reposted 2 Months AgoSaved
In-Office
Saratoga, CA, USA
180K-250K Annually
Senior level
180K-250K Annually
Senior level
Artificial Intelligence • Hardware
The role involves post-silicon bring-up, debugging, and validation of ASICs, focusing on diagnostic infrastructures and automation frameworks.
Top Skills: C/C++EthernetPciePythonSerdesUcie
Reposted 2 Months AgoSaved
In-Office
Saratoga, CA, USA
250K-280K Annually
Senior level
250K-280K Annually
Senior level
Artificial Intelligence • Hardware
Lead ASIC chip design from micro-architecture to full-chip integration, emphasizing RTL development, verification collaboration, and timing closure.
Top Skills: SystemverilogVerilog
2 Months AgoSaved
In-Office
Saratoga, CA, USA
Internship
Internship
Artificial Intelligence • Hardware
Hands-on lab intern supporting engineering operations: maintain and install lab equipment, assemble systems, configure switches and Layer 2/LAN networking, assist with power, cabling, troubleshooting, inventory, and documentation while collaborating with engineers.
Top Skills: CablingLanLayer 2 NetworkingNetwork ConnectivityPower SystemsSwitches
Reposted 2 Months AgoSaved
In-Office
Saratoga, CA, USA
210K-275K Annually
Senior level
210K-275K Annually
Senior level
Artificial Intelligence • Hardware
The role involves defining, architecting, and implementing high-speed Networking ASICs, focusing on design, testing, performance optimization, and troubleshooting for AI applications.
Top Skills: Asic Design MethodologiesEthernetIp ProtocolsSystemverilogVerilog
New

Track Smarter, Apply Better.

Ditch the spreadsheets. Organize your job search with our freeApplication Tracker.

Use For Free
Application Tracker Preview
All Filters
JobType
New Jobs
Job Category
Experience
Industry
Company Name
Company Size

Sign up now Access later

Create Free Account