Top Tech Jobs & Startup Jobs

Reposted 4 Days AgoSaved
In-Office
Saratoga, CA, USA
240K-275K Annually
Senior level
240K-275K Annually
Senior level
Artificial Intelligence • Hardware
The Substrate Layout Design Engineer will develop advanced multi-die organic flip chip modules, focusing on substrate layout, routing feasibility, and collaboration with packaging and mechanical teams for manufacturability and performance optimization.
Top Skills: Allegro Cadence ApdSiemens Xpedition
Reposted 5 Days AgoSaved
In-Office
Saratoga, CA, USA
215K-300K Annually
Expert/Leader
215K-300K Annually
Expert/Leader
Artificial Intelligence • Hardware
Lead the architecture and implementation of high-performance packet processing pipelines for networking ASICs. Collaborate with cross-functional teams on chip design, performance modeling, and validation.
Top Skills: Asic DesignMplsNetworking ProtocolsPacket ProcessingPcieTcp/IpUdpVlan
Reposted 5 Days AgoSaved
In-Office
Saratoga, CA, USA
210K-265K Annually
Senior level
210K-265K Annually
Senior level
Artificial Intelligence • Hardware
Lead the design and validation of mechanical systems for high-performance computing hardware, focusing on innovation in packaging, cooling, and manufacturability.
Top Skills: Ansys MechanicalAutocadCreoFlothermIcepakJmpSolidworks
Reposted 5 Days AgoSaved
In-Office
Saratoga, CA, USA
185K-250K Annually
Senior level
185K-250K Annually
Senior level
Artificial Intelligence • Hardware
The Emulation Engineer will develop and deliver emulation models, execute simulation activities, and collaborate on hardware verification and software development.
Top Skills: C/C++FpgaPalladiumPythonSystemverilogUnix Shell ScriptingVeloceVerilogZebu
Reposted 5 Days AgoSaved
In-Office
Saratoga, CA, USA
210K-275K Annually
Senior level
210K-275K Annually
Senior level
Artificial Intelligence • Hardware
The ASIC Architect will translate system requirements into detailed architecture, guide modeling and feasibility analysis, and collaborate for seamless design implementation across teams for Eridu's networking products.
Top Skills: AsicEthernetMplsNetworking ProtocolsPcie Gen5Pcie Gen6RoceSerdesTcp/IpUdpVlan
Reposted 5 Days AgoSaved
In-Office
Saratoga, CA, USA
180K-250K Annually
Senior level
180K-250K Annually
Senior level
Artificial Intelligence • Hardware
The role involves post-silicon bring-up, debugging, and validation of ASICs, focusing on diagnostic infrastructures and automation frameworks.
Top Skills: C/C++EthernetPciePythonSerdesUcie
Reposted 5 Days AgoSaved
In-Office
Saratoga, CA, USA
250K-280K Annually
Senior level
250K-280K Annually
Senior level
Artificial Intelligence • Hardware
Lead ASIC chip design from micro-architecture to full-chip integration, emphasizing RTL development, verification collaboration, and timing closure.
Top Skills: SystemverilogVerilog
Reposted 8 Days AgoSaved
In-Office
Saratoga, CA, USA
Junior
Junior
Artificial Intelligence • Hardware
Lead the simulation and analysis of AI communication workloads, optimizing performance and collaborating with customers and ASIC designers to enhance AI networking solutions.
Top Skills: C++CudaNcclNs3Omnet++PythonPyTorchRcclTensorFlow
Reposted 21 Days AgoSaved
In-Office
Saratoga, CA, USA
210K-250K Annually
Expert/Leader
210K-250K Annually
Expert/Leader
Artificial Intelligence • Hardware
The Physical Design Engineer will manage SOC physical assembly, design methodologies, and collaborate with engineers to optimize performance, power, and area for AI infrastructure solutions.
Top Skills: ClockingFloorplanInnovusP&RPerlPythonSynopsys Fusion CompilerSynthesis Design Constraints (Sdc)System VerilogTclTimingUnixVerilog
New

Cut your apply time in half.

Use ourAI Assistantto automatically fill your job applications.

Use For Free
Application Tracker Preview
All Filters
JobType
New Jobs
Job Category
Experience
Industry
Company Name
Company Size

Sign up now Access later

Create Free Account