Physical Design Engineer

Reposted 8 Hours Ago
Be an Early Applicant
Saratoga, CA, USA
In-Office
210K-250K Annually
Expert/Leader
Artificial Intelligence • Hardware
The Role
The Physical Design Engineer will manage SOC physical assembly, design methodologies, and collaborate with engineers to optimize performance, power, and area for AI infrastructure solutions.
Summary Generated by Built In

About Eridu

Eridu is a Silicon Valley-based hardware startup pioneering infrastructure solutions that accelerate AI data centers to deliver Faster AI. Today’s AI performance is frequently limited by communication bottlenecks. Eridu delivers multiple industry-first innovations across silicon, packaging, software, and systems to deliver a step function in AI networking – a network switch that is an order of magnitude improvement in bandwidth and radix versus today’s “state of the art” switches. This is the first silicon and system designed from the ground up for AI and the increase in radix and throughput unlocks greater GPU utilization to speed training job completion times and tokens-per-second for more profitable inference. We do this while simultaneously reducing capital and power costs, improving reliability, simplifying operations and speeding AI data center deployments for faster time to revenue.

 

The company’s solutions and value proposition have been widely validated by leading hyperscalers.

 

The company has raised $200M to date including its most recent, oversubscribed Series A round led by Socratic Partners, John Doerr, Hudson River Trading, Capricorn Investment Group and Matter Venture Partners, with participation by SBVA, MediaTek, Bosch Ventures, TDK Ventures, Eclipse Ventures, and VentureTech Alliance, among others.

 

Eridu is led by a veteran team of Silicon Valley executives who have delivered multiple billion dollar product lines and led multiple companies to billion dollar exists, including serial entrepreneur Drew Perkins, co-founder of Infinera (NASDAQ: INFN), Lightera (acq. by Ciena), Gainspeed (acq. by Nokia) and Mojo Vision (the world’s leading micro-LED company). The company is in execution mode and has a world-class engineering team with decades of experience in state-of-the-art silicon, packaging, optics, software, and systems. Eridu has also assembled a world class IP, design and manufacturing ecosystem to execute on its vision, and counts TSMC as a key partner in our journey.

 

Visit our website eridu.ai to learn more.

Key Responsibilities:

  • Define the Physical Assembly of SOC. involving all aspects of physical design functions such as P&R, timing, floorplan, clocking, electrical analysis, and power.
  • Proficiency in Synthesis design constraints (SDC).
  • Design and Architect Top Level and block Level Floor planning of the entire SoC.
  • Sound Proficiency in either Innovus or Synopsys Fusion Compiler required. Proficiency in synthesis, Floor planning Power Planning and Timing closure are required.
  • Prior experience with large skew optimized clock tree designs like H-Tree preferred. Clock Grid exposure is a plus.
  • Work extensively with Micro-architects to perform feasibility studies and explore performance, power & area (PPA) tradeoffs for design closure.
  • Develop physical design methodologies and customize recipes across various implementation steps to optimize PPA.
  • Work with a multi-functional engineering team to implement and validate physical design by running all signoff flows such as Timing, Power, EM/IR, PDV.

 Qualifications

  • Master’s Degree or bachelor’s degree in EE with a minimum of 10+ years of experience.
  • Knowledge using synthesis, place & route, analysis and verification CAD tools.
  • Familiarity with logic & physical design principles to drive low-power & higher-performance designs.
  • Fluency in scripting in some of these languages: Unix, Perl, Python, and TCL.
  • Good understanding of device physics and experience in deep sub-micron technologies 7nm or below.
  • Knowledge of Verilog and System Verilog.
  • Excellent skills in problem solving, written and verbal communication, excellent organization skills, and highly self-motivated.
  • Ability to work well in a team and be productive under aggressive schedules.
  • Prior experience of multiple tape-out in deep submicron 7nm or below is required.

Why Join Us?

At Eridu, you’ll have the opportunity to shape the future of AI infrastructure, working with a world-class team on groundbreaking technology that pushes the boundaries of AI performance. Your contributions will directly impact the next generation of AI infrastructure solutions, transforming the performance of AI data centers. 

 

The starting base salary for the selected candidate will be established based on their relevant skills, experience, qualifications, work location, market trends, and the compensation of employees in comparable roles. 


Notice to Recruiting Agencies

Eridu does not accept unsolicited resumes or candidate profiles from staffing agencies or third-party recruiters. Any candidate submitted to Eridu without prior written authorization from our recruiting team will be considered unsolicited and will become the property of Eridu. Eridu reserves the right to pursue and hire such candidates without any obligation to pay fees. Recruiting agencies are expressly instructed not to contact hiring managers, employees, or executives regarding open positions.

Skills Required

  • Master's Degree or bachelor's degree in EE
  • 10+ years of experience
  • Proficiency in Synthesis design constraints (SDC)
  • Proficiency in Innovus or Synopsys Fusion Compiler
  • Experience with large skew optimized clock tree designs
  • Familiarity with logic & physical design principles
  • Fluency in scripting languages (Unix, Perl, Python, TCL)
  • Good understanding of device physics
  • Knowledge of Verilog and System Verilog
  • Prior experience of multiple tape-out in deep submicron 7nm or below
Am I A Good Fit?
beta
Get Personalized Job Insights.
Our AI-powered fit analysis compares your resume with a job listing so you know if your skills & experience align.

The Company
HQ: Saratoga, California
50 Employees
Year Founded: 2024

What We Do

Eridu AI is a Silicon Valley startup focused on accelerating the performance of large AI models. The company is led by a veteran team of Silicon Valley executives and engineers with decades of experience in state-of-the-art semiconductors, systems and software, including serial entrepreneur Drew Perkins, co-founder of Infinera (NASDAQ: INFN), Lightera (acquired by Ciena), Gainspeed (acquired by Nokia) and Mojo Vision (the world’s leading micro-LED display company and developer of the first augmented reality contact lens).

Similar Jobs

Micron Technology Logo Micron Technology

Design Engineer

Artificial Intelligence • Hardware • Information Technology • Machine Learning
In-Office
2 Locations
45000 Employees
177K-334K Annually

Intel Logo Intel

Design Engineer

Artificial Intelligence • Cloud • Information Technology • Software
In-Office
Folsom, CA, USA
75000 Employees
164K-232K Annually

Micron Technology Logo Micron Technology

Design Engineer

Artificial Intelligence • Hardware • Information Technology • Machine Learning
In-Office
5 Locations
45000 Employees
178K-389K Annually

SpaceX Logo SpaceX

Design Engineer

Aerospace • Other
In-Office
Sunnyvale, CA, USA
8879 Employees
170K-230K Annually

Similar Companies Hiring

Fairly Even Thumbnail
Hardware • Robotics • Sales • Software • Hospitality
New York, NY
30 Employees
Hanover Park Thumbnail
Artificial Intelligence • Fintech • Software • Financial Services
New York, New York
31 Employees
Onshore Thumbnail
Artificial Intelligence • Fintech • Software • Financial Services
New York, New York
60 Employees

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account