Top Tech Jobs & Startup Jobs

9 Hours AgoSaved
In-Office
Saratoga, CA, USA
240K-275K Annually
Senior level
240K-275K Annually
Senior level
Artificial Intelligence • Hardware
The Substrate Layout Design Engineer will develop advanced multi-die organic flip chip modules, focusing on substrate layout, routing feasibility, and collaboration with packaging and mechanical teams for manufacturability and performance optimization.
Top Skills: Allegro Cadence ApdSiemens Xpedition
Reposted 14 Hours AgoSaved
In-Office
Saratoga, CA, USA
210K-250K Annually
Senior level
210K-250K Annually
Senior level
Artificial Intelligence • Hardware
The role involves developing predictive models for complex mechanical systems, conducting simulations, validating experiments, and leading mechanical design for semiconductor packaging. Responsibilities include material selection, cross-functional collaboration, and influencing system architectures.
Top Skills: AbaqusAnsysComsolCreoSolidworks
Reposted 14 Hours AgoSaved
In-Office
Saratoga, CA, USA
215K-300K Annually
Expert/Leader
215K-300K Annually
Expert/Leader
Artificial Intelligence • Hardware
Lead the architecture and implementation of high-performance packet processing pipelines for networking ASICs. Collaborate with cross-functional teams on chip design, performance modeling, and validation.
Top Skills: Asic DesignMplsNetworking ProtocolsPacket ProcessingPcieTcp/IpUdpVlan
Reposted 14 Hours AgoSaved
In-Office
Saratoga, CA, USA
210K-265K Annually
Senior level
210K-265K Annually
Senior level
Artificial Intelligence • Hardware
Lead the design and validation of mechanical systems for high-performance computing hardware, focusing on innovation in packaging, cooling, and manufacturability.
Top Skills: Ansys MechanicalAutocadCreoFlothermIcepakJmpSolidworks
Reposted 14 Hours AgoSaved
In-Office
Saratoga, CA, USA
210K-265K Annually
Expert/Leader
210K-265K Annually
Expert/Leader
Artificial Intelligence • Hardware
The Hardware Engineer will design, validate, and deliver systems and sub-assemblies for AI infrastructure, collaborating across multiple teams to ensure effective product development.
Top Skills: EthernetFpga DesignHigh-Speed Optical InterfacesI2CJtagMdioPcieSerdesSpi
New

Track Smarter, Apply Better.

Ditch the spreadsheets. Organize your job search with our freeApplication Tracker.

Use For Free
Application Tracker Preview
Reposted 14 Hours AgoSaved
In-Office
Saratoga, CA, USA
185K-250K Annually
Senior level
185K-250K Annually
Senior level
Artificial Intelligence • Hardware
The Emulation Engineer will develop and deliver emulation models, execute simulation activities, and collaborate on hardware verification and software development.
Top Skills: C/C++FpgaPalladiumPythonSystemverilogUnix Shell ScriptingVeloceVerilogZebu
Reposted 14 Hours AgoSaved
In-Office
Saratoga, CA, USA
210K-275K Annually
Senior level
210K-275K Annually
Senior level
Artificial Intelligence • Hardware
The ASIC Architect will translate system requirements into detailed architecture, guide modeling and feasibility analysis, and collaborate for seamless design implementation across teams for Eridu's networking products.
Top Skills: AsicEthernetMplsNetworking ProtocolsPcie Gen5Pcie Gen6RoceSerdesTcp/IpUdpVlan
Reposted 14 Hours AgoSaved
In-Office
Saratoga, CA, USA
210K-270K Annually
Expert/Leader
210K-270K Annually
Expert/Leader
Artificial Intelligence • Hardware
Lead hardware system development from concept to production, including schematic design, signal integrity analysis, and team management. Collaborate with various teams and oversee project execution.
Top Skills: AsicsFpgasHigh-Speed OpticalHigh-Speed PcbsI/OProcessors
Reposted 14 Hours AgoSaved
In-Office
Saratoga, CA, USA
210K-275K Annually
Expert/Leader
210K-275K Annually
Expert/Leader
Artificial Intelligence • Hardware
Lead DFT architecture for multi-chip systems SOC, managing test design functions and supervising ATPG generation while ensuring performance standards.
Top Skills: BistBsdDftMemory RepairMentorPerlPythonScanSocSynopsysSynthesisSystem VerilogTclUnixVerilog
Reposted 14 Hours AgoSaved
In-Office
Saratoga, CA, USA
250K-280K Annually
Senior level
250K-280K Annually
Senior level
Artificial Intelligence • Hardware
Lead ASIC chip design from micro-architecture to full-chip integration, emphasizing RTL development, verification collaboration, and timing closure.
Top Skills: SystemverilogVerilog
All Filters
JobType
New Jobs
Job Category
Experience
Industry
Company Name
Company Size

Sign up now Access later

Create Free Account