Top Tech Jobs & Startup Jobs

Reposted 8 Days AgoSaved
In-Office
San Jose, CA, USA
200K-265K Annually
Senior level
200K-265K Annually
Senior level
Artificial Intelligence • Hardware • Software
Design and optimize AI accelerator architectures focusing on performance and efficiency for transformer workloads. Collaborate cross-functionally on innovative chip designs.
Top Skills: C/C++Gem5PythonRustSystemcSystemverilogVerilog
Reposted 8 Days AgoSaved
In-Office
San Jose, CA, USA
175K-275K Annually
Mid level
175K-275K Annually
Mid level
Artificial Intelligence • Hardware • Software
You will port models to new architectures, optimize runtime and communication layers, and develop performance profiling tools for inference operations.
Top Skills: C++InfinibandJaxKubeflowKubernetesLinuxNvlinkPyTorchRayRustSlurm
Reposted 8 Days AgoSaved
In-Office
San Jose, CA, USA
100K-220K Annually
Senior level
100K-220K Annually
Senior level
Artificial Intelligence • Hardware • Software
The Technical Recruiter will manage the full-cycle recruiting process for technical talent, partner with hiring managers, source candidates creatively, and enhance recruiting workflows.
Top Skills: AIRecruiting SoftwareTechnical Sourcing Tools
Reposted 8 Days AgoSaved
In-Office
San Jose, CA, USA
225K-300K Annually
Senior level
225K-300K Annually
Senior level
Artificial Intelligence • Hardware • Software
Lead the development of system software for AI chips, manage software engineers, ensure high-performance ML platforms, and foster team growth.
Top Skills: Bios/UefiBmc FirmwareCi/CdDockerGitKubernetesLinuxPcie
Reposted 8 Days AgoSaved
In-Office
San Jose, CA, USA
150K-275K Annually
Senior level
150K-275K Annually
Senior level
Artificial Intelligence • Hardware • Software
Ensure first silicon delivery for ASICs, develop test benches, and possess experience in hardware verification and scripting languages.
Top Skills: Hbm3PythonSystem VerilogVerilator
New

Track Smarter, Apply Better.

Ditch the spreadsheets. Organize your job search with our freeApplication Tracker.

Use For Free
Application Tracker Preview
Reposted 8 Days AgoSaved
In-Office
San Jose, CA, USA
150K-275K Annually
Mid level
150K-275K Annually
Mid level
Artificial Intelligence • Hardware • Software
The Physical Design Engineer will oversee physical design implementations, optimize CAD infrastructures, and drive project convergence through dashboards, focusing on design methodologies and flows from RTL to GDSII.
Top Skills: Eda ToolsGdsiiOpenroadPhysical DesignPythonRtl SynthesisUpf
Reposted 8 Days AgoSaved
In-Office
San Jose, CA, USA
150K-275K Annually
Senior level
150K-275K Annually
Senior level
Artificial Intelligence • Hardware • Software
The Senior Layout PCB Engineer will design and optimize PCBs for high-speed applications, focusing on signaling, power distribution, and complex HDI stack-ups, while collaborating with teams to enhance performance and manufacturability.
Top Skills: Cadence Allegro Pcb Design Tools
Reposted 8 Days AgoSaved
In-Office
San Jose, CA, USA
150K-275K Annually
Mid level
150K-275K Annually
Mid level
Artificial Intelligence • Hardware • Software
Build critical infrastructure and custom applications, collaborate cross-functionally, and address operational challenges with a strong focus on delivering production-level code rapidly.
Top Skills: PythonReactTypescript
Reposted 9 Days AgoSaved
In-Office
San Jose, CA, USA
Internship
Internship
Artificial Intelligence • Hardware • Software
Work with package, PCB, ASIC, and system engineers to analyze high-speed interfaces (PCIe, Ethernet, SerDes), extract and validate S-parameter models, build HFSS 3D EM models, correlate simulation with lab measurements, and recommend design improvements to improve signal and power integrity across accelerator platforms.
Top Skills: AdsAllegroAnsys HfssApdCstDdrEthernetIpc2581Odb++OscilloscopePciePythonSerdesSiwaveTdrTouchstoneVna
Reposted 9 Days AgoSaved
In-Office
San Jose, CA, USA
Senior level
Senior level
Artificial Intelligence • Hardware • Software
Lead formal verification for complex ASIC IP and SoC subsystems. Define strategy, write SVA properties, build reusable formal environments, drive proof convergence, debug RTL/protocol bugs with formal counterexamples, and collaborate with architects, RTL, UVM DV, emulation, software, and firmware teams toward formal sign-off.
Top Skills: AsicAxi/AmbaCadence JaspergoldDmaEthernetNocPciePerlPythonRtlSiemens Questa FormalSynopsys Vc FormalSystemverilogSystemverilog Assertions (Sva)TclUvm
All Filters
JobType
New Jobs
Job Category
Experience
Industry
Company Name
Company Size

Sign up now Access later

Create Free Account