Top Tech Jobs & Startup Jobs

25 Days AgoSaved
Remote
Zhubei, Chizhou, Anhui, CHN
Entry level
Entry level
Artificial Intelligence • Cloud • Hardware • Software • Semiconductor
Develop compiler technology for the Cadence Palladium emulation platform. Responsibilities include solving large-scale compilation problems involving logic optimization, logic modeling, data structures, multithreading, and distributed computing. The role requires strong software engineering fundamentals, C/C++ proficiency, debugging, Linux/Unix development, and knowledge of hardware description languages.
Top Skills: Build SystemsCC++DatabasesDistributed ComputingGdbLinuxMultithreadingSystemverilogUnixVerilogVersion ControlVhdl
Reposted 26 Days AgoSaved
In-Office
San Jose, CA, USA
161K-299K Annually
Expert/Leader
161K-299K Annually
Expert/Leader
Artificial Intelligence • Cloud • Hardware • Software • Semiconductor
Leads North American cloud business development, technical pre-sales, customer engagements, and go-to-market execution for Cadence’s EDA cloud solutions. Develops cloud product roadmaps, business models, and sales pipelines while collaborating with sales, IT, R&D, and ecosystem partners. Evangelizes AI-driven EDA tools and applies generative AI to improve customer interactions and pre-sales support. Translates customer and industry needs into cloud product strategies and business growth.
Top Skills: Ai/MlCloud ComputingCloud ServicesConversational AiEdaGenerative AiGenerative Ai ChatbotsMicrosoft CopilotMultiphysics Modeling And SimulationPcb DesignPlmSaaS
26 Days AgoSaved
In-Office
Cork, IRL
Internship
Internship
Artificial Intelligence • Cloud • Hardware • Software • Semiconductor
Interns develop customer-focused technical documentation for Cadence’s Custom IC and PCB EDA products. Responsibilities include creating instructional content, reviewing product messaging and software interfaces, producing feature videos and blogs, and collaborating with R&D and product engineering teams across regions to ensure technical accuracy.
Top Skills: Custom IcElectronic Design Automation (Eda)PcbSoftware Ui
26 Days AgoSaved
In-Office
Cork, IRL
Junior
Junior
Artificial Intelligence • Cloud • Hardware • Software • Semiconductor
Develop AI-powered tools for Cadence’s Stratus HLS platform using C++, Python, LLM agents, prompt engineering, and RAG. Build agentic pipelines, IDE extensions, and reusable AI workflows; evaluate models, improve quality metrics, and maintain production software. Translate specifications into tested designs, participate in reviews, document solutions, and collaborate with senior engineers and HLS experts.
Top Skills: Ai Agent FrameworksAWSAzureC++ChromaClaude CodeConfluenceDebug Adapter ProtocolGCPGitGithub CopilotJavaScriptLanguage Server ProtocolLlm ApisOpencodePerforcePineconePythonRetrieval-Augmented GenerationSvnTclTypescriptVs Code Extension ApiWeaviate
26 Days AgoSaved
In-Office
Cork, IRL
Senior level
Senior level
Artificial Intelligence • Cloud • Hardware • Software • Semiconductor
Owns customer evaluations and production adoption of Cadence Stratus HLS, resolves complex technical issues, trains users, and translates customer feedback into product requirements. Partners with product management, R&D, field engineering, and sales to refine functional specifications, influence roadmap priorities, and improve product quality. The role requires digital hardware and RTL design expertise, C++, Linux-based EDA workflows, and familiarity with SystemC, HLS tools, scripting, and AI-assisted hardware design.
Top Skills: AsicC++CatapultConfluenceFpgaGenusGitInnovusJaspergoldJIRALinuxPerforcePythonRtlStratus HlsSvnSystemcTclVitis Hls
New

Track Smarter, Apply Better.

Ditch the spreadsheets. Organize your job search with our freeApplication Tracker.

Use For Free
Application Tracker Preview
26 Days AgoSaved
In-Office
San Jose, CA, USA
161K-299K Annually
Senior level
161K-299K Annually
Senior level
Artificial Intelligence • Cloud • Hardware • Software • Semiconductor
Leads customer-facing pre-sales and post-sales support for Cadence digital IC implementation and signoff products. Provides expertise in synthesis, place and route, design closure, timing and power signoff, STA, and SDC debugging. Conducts presentations, demonstrations, benchmarks, and technical evaluations; improves implementation flows using Tcl, Perl, and shell scripting; collaborates with R&D; supports business cases; and mentors junior engineers.
Top Skills: AsicCadenceDesign CompilerEdaFusion CompilerGenusIcc2InnovusPerlRtl CompilerSdcShell ScriptingStatic Timing AnalysisTcl
27 Days AgoSaved
In-Office
Belo Horizonte, Minas Gerais, BRA
Mid level
Mid level
Artificial Intelligence • Cloud • Hardware • Software • Semiconductor
Supervise regional accounting activities in a shared-services environment, including financial close and reporting, balance-sheet reconciliations, cash management, fixed assets, lease accounting, statutory compliance, tax-audit coordination, payroll coordination, and support for local Brazilian operations. The role partners with global teams, ensures adherence to corporate policies, and manages accounting processes and deliverables across multiple entities.
Top Skills: ExcelMicrosoft Office SuiteOutlookSAPUs GaapWord
27 Days AgoSaved
In-Office
Austin, TX, USA
Senior level
Senior level
Artificial Intelligence • Cloud • Hardware • Software • Semiconductor
Lead digital design engineer responsible for designing and integrating SoC IPs, developing microarchitectural specifications, performing lint, CDC, synthesis, and PPA optimization, and supporting verification and physical design teams. The role also involves creating synthesis constraints, debugging design issues, automating repetitive tasks with scripting, and collaborating across engineering teams.
Top Skills: AmbaArm IpCdcDdrEthernetLintPciePerlPythonStatic Timing AnalysisSynthesis ToolsSystemverilogTclVerilogVerisiumXcelium
27 Days AgoSaved
In-Office
Austin, TX, USA
Expert/Leader
Expert/Leader
Artificial Intelligence • Cloud • Hardware • Software • Semiconductor
Design and integrate SoC IPs from architectural specifications; perform Lint and CDC checks; develop synthesis constraints and optimize power, performance, and area. Create microarchitectural specifications, support verification and physical design teams, and automate repetitive tasks using scripting. Collaborate across teams to execute projects effectively.
Top Skills: AmbaArm IpCdcDdrEthernetLintPciePerlPythonStatic Timing AnalysisSynthesis ToolsSystemverilogTclVerilogVerisiumXcelium
27 Days AgoSaved
In-Office
Noida, Gautam Buddha Nagar, Uttar Pradesh, IND
Senior level
Senior level
Artificial Intelligence • Cloud • Hardware • Software • Semiconductor
Develop and deploy Verification IP through functional verification, SystemVerilog/UVM test environment creation, debugging, and protocol validation. The role requires expertise with UCIe, PCIe, CXL, Ethernet, and UALink, plus C/C++ and scripting skills. Responsibilities include collaborating cross-functionally, adapting to new technologies, supporting customers, and applying strong digital electronics, programming, analytical, and communication fundamentals.
Top Skills: CC++CxlEthernetPcieScriptingSystemverilogUalinkUcieUvm
All Filters
JobType
New Jobs
Job Category
Experience
Industry
Company Name
Company Size

Sign up now Access later

Create Free Account