Get the job you really want.

Top Tech Jobs & Startup Jobs

Reposted YesterdaySaved
Hybrid
Hsinchu County, TWN
Senior level
Senior level
Software
The Sr. SLT engineer will develop and execute test programs for Silicon, focusing on test hardware design, product characterization, process improvement, and manufacturing support.
Top Skills: AdvantestChromaHontechPerlPythonSlt Platforms
Reposted YesterdaySaved
Hybrid
Hsinchu County, TWN
10-12 Annually
Expert/Leader
10-12 Annually
Expert/Leader
Software
The role involves developing test programs for various device types on ATE, conducting test hardware bring-up, and collaborating for optimal debugging and test strategies.
Top Skills: Advantest 93KAteCpmIbisPi SimulationSi SimulationTeradyne Uflex
Reposted YesterdaySaved
Hybrid
Santa Clara, CA, USA
Senior level
Senior level
Software
The SoC Fabric Architect will define and optimize fabric architectures, collaborate with multi-disciplinary teams, and analyze trade-offs for system performance and power goals.
Top Skills: Cache-Coherent ProtocolsHw/Sw Co-DesignNon-Coherent ProtocolsPerformance SimulatorsRisc-VSoc
Reposted YesterdaySaved
Hybrid
Bangalore, Bengaluru, Karnataka, IND
Mid level
Mid level
Software
Develop and optimize power modeling for CPU and SoC blocks, analyzing trade-offs and collaborating with various teams to enhance design methodologies.
Top Skills: Eda ToolsPythonSystemverilogTclVerilog
Reposted 3 Days AgoSaved
Hybrid
2 Locations
Entry level
Entry level
Software
As a SoC Performance Modeling Engineer, you will design and implement performance models, validate them, analyze performance studies, and enhance modeling infrastructure.
Top Skills: C/C++PythonSystemverilog
New

Cut your apply time in half.

Use ourAI Assistantto automatically fill your job applications.

Use For Free
Application Tracker Preview
Reposted 3 Days AgoSaved
Hybrid
Austin, CA, USA
Mid level
Mid level
Software
The SoC Performance Modeling and Verification Engineer will validate performance models against specifications, develop test suites, and debug performance issues in Rivos SoCs, collaborating with architecture teams.
Top Skills: C/C++PythonSystemverilog
Reposted 3 Days AgoSaved
Hybrid
Hsinchu County, TWN
Senior level
Senior level
Software
Responsible for automating formal verification flow, collaborating with design teams, and improving tools for logical equivalence checks.
Top Skills: Conformal EcoConformal LecFormalityFormality EcoPerlPythonTclUpf
Reposted 3 Days AgoSaved
Hybrid
Hsinchu County, TWN
Senior level
Senior level
Software
The Quality and Reliability Engineer ensures products meet reliability standards, conducts testing, identifies weaknesses, and collaborates with teams to enhance product reliability.
Top Skills: DftDvsEvsHtolReliability MethodologyRisc-VSilicon QualificationsTest Engineering
Reposted 5 Days AgoSaved
Hybrid
Austin, TX, USA
Mid level
Mid level
Software
Responsible for verifying DDR and HBM memory subsystem designs, developing test plans, integrating IPs, and supporting debug efforts across teams.
Top Skills: SystemverilogUvm
Reposted 5 Days AgoSaved
Hybrid
Santa Clara, CA, USA
3-5 Annually
Mid level
3-5 Annually
Mid level
Software
The engineer will verify features of DDR and HBM memory subsystems, develop test plans and testbenches, and support debug processes.
Top Skills: DdrHbmSystemverilogUvm
All Filters
New Jobs
Job Category
Experience
Industry
Company Name
Company Size

Sign up now Access later

Create Free Account