Top Tech Jobs & Startup Jobs

Reposted 4 Days AgoSaved
In-Office
3 Locations
191K-269K Annually
Senior level
191K-269K Annually
Senior level
Artificial Intelligence • Cloud • Information Technology • Software
Lead cross-functional teams to plan, execute, and deliver analog/mixed-signal IP (high-speed serial IO and die-to-die interfaces) from concept through post-silicon validation and launch. Track program status with data, drive technical problem resolution, ensure schedule and quality, communicate to stakeholders, and continuously improve execution practices while developing team capabilities.
Top Skills: Ai/Ml-Driven Design ProductivityAnalog Circuit DesignAutomation FrameworksBowCxlHbmHigh-Speed Serial IoLab DebugMixed-Signal DesignPciePhysical DesignPost-Silicon ValidationSilicon Bring-UpUcieUsb
Reposted 4 Days AgoSaved
In-Office
Santa Clara, CA, USA
164K-312K Annually
Senior level
164K-312K Annually
Senior level
Artificial Intelligence • Cloud • Information Technology • Software
Lead end-to-end verification for chassis and interconnect IPs, build scalable UVM/SystemVerilog testbenches, drive simulation/formal convergence and coverage closure, collaborate with architecture/design/software, mentor engineers, and ensure functional signoff and performance/power goals.
Top Skills: AbvAi-Assisted ToolsAmba AceAmba AxiAmba ChiCC++CadCxlEda ToolsEmulationFpgaJaspergoldLow-Power VerificationMl-Driven VerificationPciePhysical DesignPythonRtlSvaSystemverilogTestbenchUcieUvmVc FormalVips
Reposted 5 Days AgoSaved
In-Office
2 Locations
164K-232K Annually
Senior level
164K-232K Annually
Senior level
Artificial Intelligence • Cloud • Information Technology • Software
Lead design, integration, and verification of analog/mixed-signal IP for high-speed IO and die-to-die interfaces. Develop circuits (PLLs, ADCs, RX/TX, regulators), floorplans, bump maps, and power delivery; perform transistor-level design, simulation, post-silicon validation, and signal integrity analysis while mentoring junior engineers and collaborating across global teams.
Top Skills: 800G EthernetAdcCadence AdeCadence VirtuosoCdrCtleDfeFinfet CmosHspiceJesdMatlabPcie Gen5Pcie Gen6Pcie Gen7PllPower DeliveryPythonRx AfeSerdesSignal IntegritySynopsysTclUcieVerilog-A
Reposted 5 Days AgoSaved
In-Office
4 Locations
203K-287K Annually
Senior level
203K-287K Annually
Senior level
Artificial Intelligence • Cloud • Information Technology • Software
Define and own adapter/IPU/DPU/NIC card and platform architectures, driving integration across SoC, board, firmware, OEMs and data center requirements. Specify manageability, thermal/power, reliability, and serviceability; lead cross-functional reviews and deliver actionable architecture artifacts and roadmaps.
Top Skills: DpuEthernetFirmwareI2CIpuNicPciePhyRedriverRetimerSecure BootSignal IntegritySmbusSocSpiTelemetryUsb
Reposted 5 Days AgoSaved
In-Office
Hillsboro, OR, USA
256K-361K Annually
Expert/Leader
256K-361K Annually
Expert/Leader
Artificial Intelligence • Cloud • Information Technology • Software
Lead design and development of integrated AI systems combining hardware, software, firmware, board, and silicon. Define system architectures, optimize performance, implement and benchmark solutions, and translate business opportunities into product specifications. Innovate in reinforcement learning, vision, simulation, and robotics while mentoring technical leaders and influencing Intel's AI product roadmap.
Top Skills: Advanced Memory TechnologiesAi Infrastructure ToolsC++Computer VisionDeep Learning FrameworksFirmwareHardwareOperating SystemsPythonReinforcement LearningRoboticsSecurity TechnologiesSiliconSimulation
New

Track Smarter, Apply Better.

Ditch the spreadsheets. Organize your job search with our freeApplication Tracker.

Use For Free
Application Tracker Preview
Reposted 5 Days AgoSaved
In-Office
Austin, TX, USA
142K-269K Annually
Senior level
142K-269K Annually
Senior level
Artificial Intelligence • Cloud • Information Technology • Software
Drive performance verification and circuit quality signoff for CPU designs, evaluate new process nodes, and manage pre-to-post silicon correlation and debugging. Requires experience in circuit design and STA.
Top Skills: Circuit DesignCpu DesignEngineeringTiming Analysis (Sta)
Reposted 5 Days AgoSaved
In-Office
2 Locations
221K-312K Annually
Expert/Leader
221K-312K Annually
Expert/Leader
Artificial Intelligence • Cloud • Information Technology • Software
Lead and manage a 10–15 person analog design team to deliver high-speed analog/mixed-signal IP from concept through silicon. Provide technical leadership in analog circuit design and validation, drive project schedules and efficiency, collaborate cross-functionally, and develop engineers while supporting on-site lab bring-up and post-silicon validation.
Top Skills: AdcCdrCtleCxlDacDfeLab DebugPciePhase InterpolatorsPllPost-Silicon ValidationReceiverSilicon Bring-UpTransmitterUcieUsb Type CVoltage Regulators
6 Days AgoSaved
In-Office
Albuquerque, NM, USA
141K-199K Annually
Mid level
141K-199K Annually
Mid level
Artificial Intelligence • Cloud • Information Technology • Software
Lead supplier quality and manufacturing-availability improvements for a semiconductor factory: manage supplier issues (8D, MQI), drive root-cause analysis and cost savings, define KPIs, collaborate with cross-functional teams, and mentor junior SCEs to improve yield, reliability, and performance.
Top Skills: 8DAdvanced Packaging TechnologiesFailure Mode AnalysisKpi DevelopmentModel Based Problem Solving (Mbps)Root Cause AnalysisSemiconductor Manufacturing Processes
Reposted 6 Days AgoSaved
In-Office
Albuquerque, NM, USA
99K-140K Annually
Junior
99K-140K Annually
Junior
Artificial Intelligence • Cloud • Information Technology • Software
The NPI Integrator will lead new product/process introduction, coordinating documentation, tracking processes, and ensuring product compliance through development cycles.
Top Skills: ChemistrEngineering Fundamentals
Reposted 6 Days AgoSaved
In-Office
2 Locations
164K-312K Annually
Senior level
164K-312K Annually
Senior level
Artificial Intelligence • Cloud • Information Technology • Software
The Physical Design Timing Engineer will perform SOC level timing analysis, ensuring designs meet performance and functionality requirements, collaborating with various teams to optimize solutions.
Top Skills: Clock Network DesignPhysical Design ToolsStatic Timing AnalysisSystem-On-Chip (Soc)Tcl ScriptingTiming Extraction Tools
All Filters
JobType
New Jobs
Job Category
Experience
Industry
Company Name
Company Size

Sign up now Access later

Create Free Account