Lead verification teams to plan, architect, develop, and execute verification environments and test plans for complex ASIC/FPGA SoC designs. Apply modern verification methodologies and tools to create constrained-random test environments, identify design bugs, and ensure correctness across RTL-to-GDSII implementations.