Lead RTL development from architecture to GDSII handoff for CPU/processor designs. Own SystemVerilog implementation, synthesis (Design Compiler/Genus), timing closure, SDC constraints, linting, and coordinate across verification and physical design while leading a small RTL team.