Top Tech Jobs & Startup Jobs

Reposted 20 Minutes AgoSaved
In-Office
Santa Clara, CA, USA
154K-228K Annually
Senior level
154K-228K Annually
Senior level
Artificial Intelligence • Automotive • Semiconductor
As a Test Development Principal Engineer, you'll develop and optimize testing strategies for semiconductor chips, ensuring they meet customer specifications and performance standards on Advantest 93K platform.
Top Skills: Advantest 93K TesterC/C++LinuxPerlPython
Reposted 20 Minutes AgoSaved
In-Office
Santa Clara, CA, USA
147K-220K Annually
Expert/Leader
147K-220K Annually
Expert/Leader
Artificial Intelligence • Automotive • Semiconductor
Lead a team of firmware engineers for CXL and PCIe End Point device development. Responsible for planning, execution, and delivery of software, collaborating across cross-functional groups, and mentoring team members.
Top Skills: Arm Cortex-AArm Cortex-MCI2CI3CPcieRisc-VSpiUartUsbZephyr
Reposted 20 Minutes AgoSaved
In-Office
2 Locations
181K-271K Annually
Senior level
181K-271K Annually
Senior level
Artificial Intelligence • Automotive • Semiconductor
Lead the SOC design team, manage high-quality SOC designs, integrate IPs, and ensure successful product execution through collaboration and technical leadership.
Top Skills: CxlDdrEthernetHbmIp IntegrationPciePerlProcessor ArchitecturePythonRtl CodingTclUnix Shell
Reposted 20 Minutes AgoSaved
In-Office
Westlake Village, CA, USA
142K-210K Annually
Senior level
142K-210K Annually
Senior level
Artificial Intelligence • Automotive • Semiconductor
Design and validate FET and BiCMOS circuits for high-speed broadband integrated circuits, including analog and mixed-signal circuits. Collaborate across teams for validation and production.
Top Skills: CmosEda Cad ToolsSige Bicmos
Reposted 20 Minutes AgoSaved
In-Office
Santa Clara, CA, USA
159K-238K Annually
Senior level
159K-238K Annually
Senior level
Artificial Intelligence • Automotive • Semiconductor
The Principal Verification Engineer will develop test benches, execute test-plans, debug simulations, and mentor junior engineers in the verification of SoCs for AI and cloud data center applications.
Top Skills: C/C++DpiSystem VerilogUvm
New

Track Smarter, Apply Better.

Ditch the spreadsheets. Organize your job search with our freeApplication Tracker.

Use For Free
Application Tracker Preview
Reposted 20 Minutes AgoSaved
In-Office
Santa Clara, CA, USA
137K-205K Annually
Senior level
137K-205K Annually
Senior level
Artificial Intelligence • Automotive • Semiconductor
The Principal Package Engineer drives semiconductor package development, collaborates with teams, manages suppliers, and mentors junior engineers, focusing on NPI and cost analysis.
Top Skills: AutocadCadence Apd
Reposted 20 Minutes AgoSaved
In-Office
Santa Clara, CA, USA
162K-239K Annually
Senior level
162K-239K Annually
Senior level
Artificial Intelligence • Automotive • Semiconductor
Lead and manage an ASIC chip design team to deliver high-performance ASICs from microarchitecture through tape-out. Own technical execution, scheduling, risk management, cross-functional coordination, RTL development, synthesis, STA/timing closure, physical design, verification, subsystem integration, and PPA optimization to meet product and business goals.
Top Skills: AsicCxlHbmPciePhysical DesignRtlSocStatic Timing Analysis (Sta)SynthesisSystemverilogTiming ClosureUalinkUcieVerification MethodologiesVerilog
Reposted 20 Minutes AgoSaved
In-Office
Santa Clara, CA, USA
151K-226K Annually
Senior level
151K-226K Annually
Senior level
Artificial Intelligence • Automotive • Semiconductor
The Principal Analog/Mixed-Signal CAD Engineer will develop automated design flows, support analog design teams, and enhance productivity for advanced silicon programs.
Top Skills: AfsAms DesignerBicmosCadence AdeCmos FinfetPerlPythonSkillSpectreSynopsys PrimesimTcl
Reposted 20 Minutes AgoSaved
In-Office
3 Locations
136K-201K Annually
Senior level
136K-201K Annually
Senior level
Artificial Intelligence • Automotive • Semiconductor
The Senior Staff Digital Design Engineer will lead the design and development of complex ASICs for connectivity solutions, focusing on high-speed datapaths and DSP-driven processing engines in collaboration with architecture and verification teams.
Top Skills: Asic DesignC/C++DspEthernet ProtocolsFpgaSystemverilog
Reposted 20 Minutes AgoSaved
In-Office
Santa Clara, CA, USA
155K-232K Annually
Senior level
155K-232K Annually
Senior level
Artificial Intelligence • Automotive • Semiconductor
The role involves leading customer engagements, defining CPO solutions, and supporting the integration and testing of advanced packaging in optics-related designs. Candidates need extensive experience in high-speed interconnects and optical systems.
Top Skills: Advanced PackagingCo-Packaged Optics (Cpo)Electrical EngineeringHigh-Speed InterconnectsOptical EngineeringPhotonicsPower DeliverySignal IntegritySilicon PhotonicsThermal Management
All Filters
JobType
New Jobs
Job Category
Experience
Industry
Company Name
Company Size

Sign up now Access later

Create Free Account