Top Tech Jobs & Startup Jobs

10 Days AgoSaved
In-Office
San Diego, CA, USA
152K-225K Annually
Expert/Leader
152K-225K Annually
Expert/Leader
Artificial Intelligence • Automotive • Semiconductor
Develop and draw analog/mixed-signal layouts for high-speed SerDes and other AMS IP in FinFET/deep-submicron processes. Collaborate with circuit designers and PV teams to resolve DRC/LVS/ANT/ERC/EMIR issues, using Cadence Virtuoso, Synopsys Custom Compiler, and Mentor Calibre. Provide feedback on schematics, support lab validation, and work across teams to achieve production-ready SoC layouts.
Top Skills: AntCadence Virtuoso VxlCalibre Drc/LvsDeep-SubmicronDrcEmirErcFinfetLvsMentor Graphics CalibreSerdesSynopsys Custom Compiler
10 Days AgoSaved
In-Office
Westlake Village, CA, USA
150K-221K Annually
Senior level
150K-221K Annually
Senior level
Artificial Intelligence • Automotive • Semiconductor
Develop and execute mixed-signal verification plans and testbenches for broadband amplifiers and drivers. Write and run test cases, analyze results, document findings, and collaborate with design and layout teams to resolve issues across SiGe BiCMOS and CMOS process nodes using EDA tools, Python, and hardware description languages.
Top Skills: Cadence VirtuosoCmosEda Cad ToolsPythonSige BicmosSimvisionSynopsys Custom CompilerSystemverilogVerilogVerilog-A
10 Days AgoSaved
In-Office
Irvine, CA, USA
151K-223K Annually
Expert/Leader
151K-223K Annually
Expert/Leader
Artificial Intelligence • Automotive • Semiconductor
Lead micro‑architecture and RTL development for high‑performance connectivity ASICs. Define SoC specs, implement SystemVerilog RTL, drive front‑end flows (lint/CDC/synthesis/STA), support timing closure and PNR, collaborate on verification, pre‑ and post‑silicon validation, and mentor cross‑functional teams to deliver tape‑out ready designs.
Top Skills: 3Nm)Advanced Process Nodes (5NmBchCdcCdc/RdcCtleDfeDspEmulationEthernetFecFfeFpga PrototypingHigh-Speed DatapathsLdpcLintmacOSPcsPmaPnrRsRtlSerdesStaSynthesisSystemverilogTiming Constraints
Reposted 10 Days AgoSaved
In-Office
San Diego, CA, USA
138K-204K Annually
Senior level
138K-204K Annually
Senior level
Artificial Intelligence • Automotive • Semiconductor
The role involves leading a layout design team, managing schedules and risks, performing macro-level layout work, and ensuring project tasks are prioritized effectively. Requires deep technical knowledge in analog layout design and hands-on management experience.
Top Skills: AmpleCadenceCalibre DrcDrcErcHigh-Speed SerdesLvsPerlSkillSynopsys
Reposted 10 Days AgoSaved
In-Office
San Diego, CA, USA
212K-314K Annually
Expert/Leader
212K-314K Annually
Expert/Leader
Artificial Intelligence • Automotive • Semiconductor
The role involves leading the design of custom silicon, shaping micro-architecture, collaborating on verification, and managing cross-team interactions, while building a new team.
Top Skills: PerlPythonSystemverilogTclUnix
New

Track Smarter, Apply Better.

Ditch the spreadsheets. Organize your job search with our freeApplication Tracker.

Use For Free
Application Tracker Preview
Reposted 10 Days AgoSaved
In-Office
San Diego, CA, USA
136K-201K Annually
Senior level
136K-201K Annually
Senior level
Artificial Intelligence • Automotive • Semiconductor
The role involves designing, implementing, and verifying micro-architecture and RTL for power management integrated circuits, collaborating with colleagues and customers throughout the design process.
Top Skills: AxiDdrEthernetPciePerlPythonSystemverilogTclUnix
Reposted 10 Days AgoSaved
In-Office
San Diego, CA, USA
136K-201K Annually
Senior level
136K-201K Annually
Senior level
Artificial Intelligence • Automotive • Semiconductor
As a Sr Staff SoC Verification Engineer, you will create functional verification environments, write verification test plans, develop tests for multi-core SoCs, and participate in problem-solving activities.
Top Skills: C/C++System VerilogUvm
Reposted 10 Days AgoSaved
In-Office
San Diego, CA, USA
145K-215K Annually
Senior level
145K-215K Annually
Senior level
Artificial Intelligence • Automotive • Semiconductor
Manage the design verification team for semiconductor solutions, define methodologies and strategies, drive execution, and ensure product quality in a fast-paced environment.
Top Skills: Arm AssemblyC++Eda Verification ToolsLinuxPerlPythonSystemverilogUvm
Reposted 10 Days AgoSaved
In-Office
Santa Clara, CA, USA
131K-196K Annually
Senior level
131K-196K Annually
Senior level
Artificial Intelligence • Automotive • Semiconductor
The Senior Staff Applications Engineer will focus on SerDes IP design, providing customer support, optimizing design performance, problem solving and cross-functional collaboration.
Top Skills: Dsp AlgorithmsEthernetHigh-Speed Serial Communication ProtocolsMixed-Signal DesignPcieSerdes Ip
Reposted 10 Days AgoSaved
In-Office
San Diego, CA, USA
212K-314K Annually
Expert/Leader
212K-314K Annually
Expert/Leader
Artificial Intelligence • Automotive • Semiconductor
Lead and define the DV strategy and methodology for semiconductor verification, managing timelines and building a high-performance engineering team.
Top Skills: Arm AssemblyC++Eda Verification ToolsLinux OsNetworking ProtocolsPerlPythonSystemverilogUvm
All Filters
JobType
New Jobs
Job Category
Experience
Industry
Company Name
Company Size

Sign up now Access later

Create Free Account