Top Tech Jobs & Startup Jobs

Reposted 16 Hours AgoSaved
Remote
United States
100K-500K Annually
Senior level
100K-500K Annually
Senior level
Hardware • Manufacturing
The role involves full-custom layout of mixed-signal ICs, focusing on performance and integration into SoCs using advanced FinFET processes.
Top Skills: Cadence VirtuosoPythonSiemens CalibreSkillSynopsys Custom CompilerSynopsys IcvTcl
Reposted YesterdaySaved
In-Office
3 Locations
100K-500K Annually
Mid level
100K-500K Annually
Mid level
Hardware • Manufacturing
Design, develop, and optimize GCC and LLVM compilers for RISC-V and AI architectures, collaborating across hardware and software teams to enhance performance.
Top Skills: CC++GccLlvm
Reposted YesterdaySaved
In-Office
3 Locations
100K-500K Annually
Senior level
100K-500K Annually
Senior level
Hardware • Manufacturing
Design and simulate high-speed interconnects, collaborate with teams on specifications, troubleshoot issues, and support post-silicon bring-up and validation.
Top Skills: Cadence AllegroPcb Ecad Tools
Reposted 2 Days AgoSaved
In-Office
Austin, TX, USA
100K-500K Annually
Senior level
100K-500K Annually
Senior level
Hardware • Manufacturing
The role involves CPU core verification for out-of-order RISC-V CPUs, requiring in-depth microarchitecture knowledge and development/debugging of functional verification models.
Top Skills: C/C++EmulationLogsRtlSimulationUvmWaveforms
Reposted 3 Days AgoSaved
In-Office
2 Locations
100K-500K Annually
Senior level
100K-500K Annually
Senior level
Hardware • Manufacturing
The PCB Layout Engineer will design multi-layer PCB layouts for high-performance computing and AI hardware, ensuring specifications for mass production. Responsibilities include routing high-speed interfaces and collaborating with cross-functional teams to meet design requirements.
Top Skills: AltiumCadence Allegro
New

Track Smarter, Apply Better.

Ditch the spreadsheets. Organize your job search with our freeApplication Tracker.

Use For Free
Application Tracker Preview
Reposted 3 Days AgoSaved
In-Office
3 Locations
100K-500K Annually
Senior level
100K-500K Annually
Senior level
Hardware • Manufacturing
Drive top-level implementation of complex AI and CPU SoC designs, ensuring design closure and optimizing chip-level implementations for power, performance, and area.
Top Skills: Physical Design ToolsRisc-V
Reposted 3 Days AgoSaved
In-Office
2 Locations
100K-500K Annually
Senior level
100K-500K Annually
Senior level
Hardware • Manufacturing
The Design for Test Engineer will implement DFT features in RTL, analyze test coverage, and support silicon bring-up for advanced AI/ML architectures.
Top Skills: AtpgJtagSynopsys VcsSystemverilogUvmVerdiVerilog
Reposted 3 Days AgoSaved
In-Office
3 Locations
100K-500K Annually
Entry level
100K-500K Annually
Entry level
Hardware • Manufacturing
Develop and optimize distributed software systems for AI and HPC clusters, focusing on inter-node communication and scalable architectures.
Top Skills: AICC++Distributed SystemsHigh-Performance ComputingInter-Node CommunicationMpi
Reposted 3 Days AgoSaved
In-Office
3 Locations
100K-500K Annually
Mid level
100K-500K Annually
Mid level
Hardware • Manufacturing
The engineer will focus on pre-silicon verification of DFD logic in AI SoCs, developing environments, analyzing coverage gaps, and automating testing flows.
Top Skills: Ai Productivity ToolsIjtagSiemens TessentUvm
4 Days AgoSaved
In-Office
2 Locations
100K-500K Annually
Senior level
100K-500K Annually
Senior level
Hardware • Manufacturing
Lead the development of CPU core-level test generators for RISC-V processors, overseeing validation strategies and guiding a small team while staying hands-on with implementation.
Top Skills: ArmRisc-VX86
All Filters
JobType
New Jobs
Job Category
Experience
Industry
Company Name
Company Size

Sign up now Access later

Create Free Account