Top Tech Jobs & Startup Jobs

Reposted 18 Days AgoSaved
In-Office
Arlington, TX, USA
Senior level
Senior level
Other
The Co-Evaporation Engineer operates, troubleshoots, and improves thin-film deposition processes using vacuum equipment, ensuring efficient production of thin film products.
Top Skills: Roll-To-Roll Vacuum SystemsSputter Vacuum DepositionThin-Film DepositionVacuum Deposition
Reposted 18 Days AgoSaved
In-Office
Saratoga, CA, USA
150K-200K Annually
Expert/Leader
150K-200K Annually
Expert/Leader
Other
The Senior PCB Layout Engineer will lead high-performance PCB design for IoT systems, ensuring manufacturability and reliability while mentoring junior engineers.
Top Skills: Altium DesignerCadence Allegro
Reposted 18 Days AgoSaved
In-Office
2 Locations
160K-195K Annually
Senior level
160K-195K Annually
Senior level
Other
The Senior Antenna Design Engineer will lead the design, simulation, and validation of advanced antenna systems for LEO satellites, using HFSS. Responsibilities include optimizing phased array antennas, collaborating with cross-functional teams, and providing mentorship to junior staff.
Top Skills: AnsysCstFekoHfssMatlabPythonRf Test Equipment
Reposted 18 Days AgoSaved
In-Office
Saratoga, CA, USA
120K-200K Annually
Expert/Leader
120K-200K Annually
Expert/Leader
Other
Design and own custom functional test equipment for satellite avionics, including PCBA schematic capture and PCB layout, automated test frameworks, hardware manufacturing and validation, environmental and qualification testing, anomaly resolution, and collaboration with software and systems teams to deliver automated production test systems.
Top Skills: Altium DesignerAutomated Test SystemsC/C++Electronic LoadsExcelOscilloscopesPcb LayoutPcb Schematic CapturePower SuppliesPythonSolidworksSpiceTclThermal Chambers
Reposted 18 Days AgoSaved
In-Office
Saratoga, CA, USA
120K-220K Annually
Junior
120K-220K Annually
Junior
Other
The FPGA/VLSI Engineer will design RTL with SystemVerilog, perform FPGA prototyping, conduct validation, and integrate systems for communication technology.
Top Skills: EthernetFpgaPcieSystemverilogUartVerilog
New

Track Smarter, Apply Better.

Ditch the spreadsheets. Organize your job search with our freeApplication Tracker.

Use For Free
Application Tracker Preview
Reposted 18 Days AgoSaved
In-Office
Arlington, TX, USA
Senior level
Senior level
Other
Design mechanical systems and subsystems for automated manufacturing equipment using SolidWorks. Develop fixtures, frames, motion stages, apply GD&T and tolerance analysis, collaborate with controls and robotics, create build documentation, support fabrication/assembly/testing, and iterate prototypes to production hardware.
Top Skills: 3D PrintingAbbEoatFanucGd&TSolidworksTolerance Analysis
Reposted 18 Days AgoSaved
In-Office
Saratoga, CA, USA
120K-220K Annually
Senior level
120K-220K Annually
Senior level
Other
The Senior Design-for-Test Engineer will develop DFT strategies for complex SoC designs, ensuring testability from design through manufacturing. Responsibilities include scan chain verification, ATPG lifecycle management, collaboration on physical design, and documentation of DFT methodologies.
Top Skills: Ieee 1500Ieee 1687Jtag/Ieee 1149.1PerlPythonSynopsys Dft CompilerTclTessent
Reposted 18 Days AgoSaved
In-Office
Arlington, TX, USA
Senior level
Senior level
Other
Lead mechanical systems architecture for automated production cells, own SolidWorks CAD standards and top-level assemblies, integrate motion control and robotics, drive design-for-manufacture, specify components and vendors, mentor designers, and support build, integration, qualification, and production release.
Top Skills: AbbBeckhoffFanucGd&TMotion ControlPdmPlcRoboticsSolidworks
Reposted 18 Days AgoSaved
In-Office
Saratoga, CA, USA
120K-220K Annually
Senior level
120K-220K Annually
Senior level
Other
The Staff DV Engineer will verify custom ASICs for satellite and wireless telephony, focusing on verification methodology, planning, execution, and code coverage.
Top Skills: CC++PerlPythonSystemverilogUvmVerilogVhdl
Reposted 18 Days AgoSaved
In-Office
Saratoga, CA, USA
120K-220K Annually
Senior level
120K-220K Annually
Senior level
Other
The Senior EM/IR Engineer will design, simulate, and verify integrated circuits for IoT and satellite communications, focusing on power integrity and EM/IR analysis.
Top Skills: Cadence VoltusPythonSynopsys RedhawkTcl
All Filters
JobType
New Jobs
Job Category
Experience
Industry
Company Name
Company Size

Sign up now Access later

Create Free Account