Top Tech Jobs & Startup Jobs

One Month AgoSaved
In-Office
2 Locations
Senior level
Senior level
Software
Lead verification planning and execution for high-performance out-of-order CPU core blocks. Define verification strategy, build testbenches, assertions, and coverage models, perform root-cause debug, work with architecture/RTL/performance teams, and drive verification closure and reusable methodology across core generations.
Top Skills: CC++EmulationFormal VerificationPythonRtlSystemverilogSystemverilog Assertions (Sva)Uvm
One Month AgoSaved
In-Office
2 Locations
Senior level
Senior level
Software
Lead functional verification for high-performance out-of-order CPU cores. Plan and execute block-to-core verification, develop UVM/SystemVerilog testbenches, write coverage and assertions, create constrained-random and directed tests, debug failures, collaborate with architects and RTL teams, and contribute reusable DV methodology and infrastructure to achieve signoff-quality verification.
Top Skills: AssertionsConstrained-Random VerificationEmulationFormal VerificationFunctional CoverageRisc-VRtlSocSystemverilogUvm
One Month AgoSaved
In-Office
2 Locations
Senior level
Senior level
Software
Lead verification planning and execution for high-performance out-of-order CPU core blocks (frontend, midcore, LSU, prefetch). Define verification strategies, develop environments, assertions, scoreboards, stimulus and coverage models, perform root-cause debug, partner with architecture and design teams, and deliver reusable methodology to close microarchitectural risks and achieve signoff.
Top Skills: CC++Constrained-Random VerificationEmulationFormal VerificationPythonRisc-VRtlRvvScoreboardsSystemverilogSystemverilog AssertionsUvm
One Month AgoSaved
In-Office
2 Locations
Senior level
Senior level
Software
Drive functional verification for high-performance out-of-order CPU cores: create verification plans, develop UVM/SystemVerilog testbenches, write assertions and coverage, run constrained-random and directed tests, analyze/debug failures, and build reusable DV methodology and infrastructure to achieve verification signoff.
Top Skills: Constrained-Random VerificationEmulationFormal VerificationFunctional CoverageRtlSystemverilogSystemverilog Assertions (Sva)Uvm
One Month AgoSaved
In-Office
4 Locations
Internship
Internship
Software
Develop and maintain a scalable Verification Platform: extend Chisel/CIRCT, build Scala libraries and Python tools for test harnesses, stimulus, and metadata querying, support end-to-end verification flows, and educate DV teams on best practices.
Top Skills: ChiselCirctCompilersDatabasesEda ToolsMlirOperating SystemsPythonScala
New

Track Smarter, Apply Better.

Ditch the spreadsheets. Organize your job search with our freeApplication Tracker.

Use For Free
Application Tracker Preview
All Filters
JobType
New Jobs
Job Category
Experience
Industry
Company Name
Company Size

Sign up now Access later

Create Free Account