Top Tech Jobs & Startup Jobs

14 Days AgoSaved
In-Office
2 Locations
Senior level
Senior level
Software
Lead verification for a cache-coherent interconnect subsystem based on ARM CHI. Develop verification environments, protocol checkers, scoreboards, assertions, coverage models, and constrained-random tests covering coherency, ordering, flow control, retries, and integration. Analyze failures across specifications, RTL, and testbenches; drive verification strategy, coverage closure, methodology improvements, and durable fixes. Collaborate with architecture, design, formal, and software teams while mentoring engineers and supporting signoff.
Top Skills: Arm ChiAsicPythonRisc-VRvvSocSystemverilog
28 Days AgoSaved
In-Office
4 Locations
159K-194K Annually
Entry level
159K-194K Annually
Entry level
Software
Develop and maintain SiFive’s verification platform infrastructure, libraries, tools, and methodologies for design verification. Build functionality using Chisel and CIRCT, create Scala-based verification libraries and generators, and develop Python tools for querying design intent and metadata. Collaborate with platform technology teams, support end-to-end verification flows, and educate teams on best practices. The role requires compiled and scripting language experience, modern software engineering knowledge, and experience deploying production software.
Top Skills: ChiselCirctEda ToolsMlirPythonScala
28 Days AgoSaved
In-Office
4 Locations
206K-251K Annually
Senior level
206K-251K Annually
Senior level
Software
Develops and deploys power analysis flows, models, and measurement infrastructure for SiFive processor IP. The role correlates power models with RTL and silicon, supports architecture exploration, and optimizes ASIC power across architecture, logic, and circuit levels. It requires advanced computer architecture knowledge, particularly high-performance out-of-order CPUs, along with software engineering practices for maintaining large object-oriented codebases.
Top Skills: AsicFpgaRisc-VRtl
Reposted 29 Days AgoSaved
In-Office
4 Locations
179K-219K Annually
Mid level
179K-219K Annually
Mid level
Software
Analyze and benchmark SiFive IP power consumption, correlate power models with RTL and silicon, work with architects and designers to optimize power/performance trade-offs, and innovate improvements to power analysis flows.
Top Skills: AsicBackend FlowsFpgaRisc-VRtlRtl Implementation Flows
Reposted 29 Days AgoSaved
In-Office
4 Locations
206K-251K Annually
Senior level
206K-251K Annually
Senior level
Software
The role involves analyzing and optimizing power consumption in SiFive IP, guiding architecture for power efficiency, and improving power analysis flows.
Top Skills: AsicComputer ArchitectureFpgaRisc-VRtl
New

Track Smarter, Apply Better.

Ditch the spreadsheets. Organize your job search with our freeApplication Tracker.

Use For Free
Application Tracker Preview
Reposted 29 Days AgoSaved
In-Office
5 Locations
206K-251K Annually
Senior level
206K-251K Annually
Senior level
Software
Develop and deploy methodologies for measuring and analyzing power consumption of SiFive IPs. Guide teams in designing energy-efficient IPs through power modeling and analysis.
Top Skills: AsicComputer ArchitecturePower AnalysisRisc-V
Reposted One Month AgoSaved
In-Office
4 Locations
179K-219K Annually
Mid level
179K-219K Annually
Mid level
Software
Design and implement CPU power management, reset, and clocking solutions. Collaborate with teams to verify and optimize designs based on RISC-V architecture.
Top Skills: AmbaChiselConfluenceGitJIRARisc-VScalaSystemverilogTilelinkVerilogVhdl
Reposted One Month AgoSaved
In-Office
2 Locations
Senior level
Senior level
Software
Lead verification for a scalable cache-coherent interconnect subsystem: define strategy and test plans, build verification environments, checkers, assertions and coverage, verify CHI/ACE/CXL/AXI flows, create constrained-random and directed tests, debug across RTL/formal/software, and drive methodology and mentorship to improve verification quality and closure.
Top Skills: AceAssertionsAxiChiCxlEmulationFormal VerificationFpgaPythonScoreboardsSystemverilogSystemverilog Assertions (Sva)
Reposted One Month AgoSaved
In-Office
2 Locations
Senior level
Senior level
Software
Lead verification for a scalable cache-coherent interconnect subsystem. Define strategy, develop environments, checkers, assertions and coverage, verify CHI/ACE/CXL/AXI flows, debug root causes, partner with architecture/RTL/formal teams, and mentor engineers to improve verification quality and signoff.
Top Skills: AceAxiChiCxlEmulationFormal VerificationFpgaPythonSystemverilog
Reposted One Month AgoSaved
In-Office
Santa Clara, CA, USA
159K-194K Annually
Senior level
159K-194K Annually
Senior level
Software
As a Senior Product Manager, you will articulate SiFive's product portfolio, collaborate with IP architects, and guide Sales during customer engagements. A strong background in product management within the semiconductor industry is required, along with technical marketing and customer interaction experience.
Top Skills: AICpu ArchitectureFpgaMicroprocessorsRisc-VSemiconductor Ip
All Filters
JobType
New Jobs
Job Category
Experience
Industry
Company Name
Company Size

Sign up now Access later

Create Free Account