Top Tech Jobs & Startup Jobs

Reposted 16 Hours AgoSaved
Remote or Hybrid
Ramat Gan, ISR
5-5 Annually
Senior level
5-5 Annually
Senior level
Semiconductor • Manufacturing
The role involves designing communication systems as a VLSI Design Engineer, focusing on architectural challenges and implementation details, requiring 5 years of experience in ASIC/FPGA design.
Top Skills: AsicFpgaPerlPythonSimulation ToolsSystem-VerilogTclVerification MethodologiesVerilogVlsi
Reposted 16 Hours AgoSaved
Remote or Hybrid
Ramat Gan, ISR
5-5 Annually
Senior level
5-5 Annually
Senior level
Semiconductor • Manufacturing
Responsible for backend design implementation from RTL to GDSII, including timing closure, power management, and physical verification. Collaborate with teams and enhance P&R flows.
Top Skills: CadenceDftFloorplanningIr-DropLogic SynthesisP&RPg MeshRtl-To-GdsiiStatic Timing AnalysisSynopsysTiming Analysis
Reposted 16 Hours AgoSaved
In-Office
Austin, TX, USA
5-5 Annually
Senior level
5-5 Annually
Senior level
Semiconductor • Manufacturing
Responsible for end-to-end verification of RTL designs, leading test bench architecture, mentoring engineers, and ensuring full functionality through detailed coverage analysis.
Top Skills: SystemverilogUvm
Reposted 16 Hours AgoSaved
Remote or Hybrid
Ramat Gan, ISR
Senior level
Senior level
Semiconductor • Manufacturing
The Backend Engineer will manage RTL-to-GDSII design flows, ensuring successful silicon execution, timing closure, low power design, and IP integration, collaborating closely with the design team.
Top Skills: CadenceDftGdsiiLogic SynthesisPg MeshRtlStaSynopsys
Reposted 16 Hours AgoSaved
Remote or Hybrid
Ramat Gan, ISR
5-5 Annually
Senior level
5-5 Annually
Senior level
Semiconductor • Manufacturing
The Hardware Engineer will design high-speed digital PCBs, conduct simulations for signal and power integrity, and validate performance through cross-functional collaboration and lab prototyping.
Top Skills: AllegroCstHfssOrcad
Reposted 16 Hours AgoSaved
Remote or Hybrid
Ramat Gan, ISR
Senior level
Senior level
Semiconductor • Manufacturing
The Senior Linux & Infrastructure IT Engineer will manage and optimize the AWS and on-prem Linux compute infrastructure for chip design, ensuring reliability, performance, and automation while collaborating with design teams.
Top Skills: AnsibleAWSBashGithub ActionsGitlab CiGrafanaLinuxPrometheusPythonTerraform
Reposted 16 Hours AgoSaved
In-Office
Austin, TX, USA
Senior level
Senior level
Semiconductor • Manufacturing
The DFT Engineer will define and implement DFT methodologies for complex digital chips, debug DFT features, and validate silicon tests.
Top Skills: AteDesign/Fusion CompilerDft MaxModusSpyglassTessentTestkompress
New

Track Smarter, Apply Better.

Ditch the spreadsheets. Organize your job search with our freeApplication Tracker.

Use For Free
Application Tracker Preview
All Filters
JobType
New Jobs
Job Category
Experience
Industry
Company Name
Company Size

Sign up now Access later

Create Free Account