Top Tech Jobs & Startup Jobs

4 Days AgoSaved
In-Office
Kanata, ON, CAN
96K-132K Annually
Mid level
96K-132K Annually
Mid level
Automotive • Internet of Things • Mobile • Semiconductor • Industrial
Develop and optimize Edge AI software on NXP SoCs, deploy machine learning models to real-time embedded platforms, integrate AI inference runtimes, profile and optimize latency/memory/power, collaborate with cross-functional teams, and participate in implementation, testing, debugging, and validation.
Top Skills: ArmAutosarCC++DspGpuIso 26262LinuxMcuMpuNpuOnnxPruningPythonPyTorchQuantizationSimd/NeonTensorFlowTflite
4 Days AgoSaved
In-Office
Catania, ITA
38K-52K Annually
Senior level
38K-52K Annually
Senior level
Automotive • Internet of Things • Mobile • Semiconductor • Industrial
Design and deliver analog/mixed-signal IP for MCUs: define architectures, implement, simulate (behavioral and transistor-level), perform layout and validation, guide verification and integration, document designs, and support productization including characterization and production test.
Top Skills: AdcAmplifiersAmsDacDc-DcDmsFiltersLdoMatlabMcuMixed-SignalOscillatorsPllReferencesSystemc
4 Days AgoSaved
In-Office
Noida, Gautam Buddha Nagar, Uttar Pradesh, IND
Senior level
Senior level
Automotive • Internet of Things • Mobile • Semiconductor • Industrial
Lead STA signoff for SoC/subsystem through tapeout. Write and validate timing constraints, generate/validate SDF, drive SI closure, collaborate with Frontend/DFT/IP, apply AI to STA tasks, and define physical design strategies across advanced nodes (16nm, 5nm).
Top Skills: 16Nm5NmAi For StaClock Tree Synthesis (Cts)Design For Test (Dft)Physical DesignPlacementRoutingSdf Generation And ValidationSignal Integrity (Si) ClosureStatic Timing Analysis (Sta)TapeoutTiming Constraints
4 Days AgoSaved
In-Office
2 Locations
Senior level
Senior level
Automotive • Internet of Things • Mobile • Semiconductor • Industrial
Responsible for physical implementation of IP/Subsystem/IC from RTL synthesis to GDS, including floorplanning, routing, STA timing closure, design ECOs, and physical verification to meet DRC/LVS, electromigration, and IR drop rules. Defines physical design strategy per technology node and contributes to solving physical design issues.
Top Skills: Design EcoDrcElectromigrationFloorplanningGdsGdsiiIr Drop RulesLvsPhysical VerificationRoutingRtl SynthesisTiming Convergence (Sta)
Reposted 4 Days AgoSaved
In-Office
2 Locations
166K-229K Annually
Senior level
166K-229K Annually
Senior level
Automotive • Internet of Things • Mobile • Semiconductor • Industrial
Lead Mass Market Technical Support for the Americas: manage and develop FAEs, align distributor technical enablement, drive design-in for microcontrollers/processors/connectivity/edge AI, collaborate cross-functionally to grow design wins, and recruit and train early-career engineers.
Top Skills: ConnectivityEdge AiEdge ComputingEmbedded SystemsMicrocontrollersProcessorsSystem-Level Architecture
New

Track Smarter, Apply Better.

Ditch the spreadsheets. Organize your job search with our freeApplication Tracker.

Use For Free
Application Tracker Preview
Reposted 4 Days AgoSaved
In-Office
2 Locations
Expert/Leader
Expert/Leader
Automotive • Internet of Things • Mobile • Semiconductor • Industrial
Lead architecture and implementation of advanced DFT strategies (scan, JTAG, MBIST/LBIST), oversee ATPG and test compression, perform pre/post-silicon verification and debug, improve test coverage and collaborate with RTL and physical teams for timing and silicon bring-up.
Top Skills: AteAtpgBoundary ScanCadence ModusGate-Level SimulationJtagLbistMbistMentor Graphics TessentPerlPythonSdcStatic Timing AnalysisSynopsys Dft CompilerSynopsys TestmaxSystemverilogTclTest CompressionVerilog
Reposted 4 Days AgoSaved
In-Office
Pune, Mahārāshtra, IND
Mid level
Mid level
Automotive • Internet of Things • Mobile • Semiconductor • Industrial
Responsible for developing and integrating drivers and flow during the pre-silicon stage of the chip, collaborating with design teams and external vendors.
Top Skills: EmulatorsSimulators
Reposted 4 Days AgoSaved
In-Office
Hyderabad, Telangana, IND
Senior level
Senior level
Automotive • Internet of Things • Mobile • Semiconductor • Industrial
Design and optimize hardware architecture for AI inference chips, collaborating with software teams to enhance performance and scalability.
Top Skills: Ai Inference DesignHigh-Level Architecture ModelingPerformance ModelingRtl DesignSimulation Tools
Reposted 4 Days AgoSaved
In-Office
Kuala Lumpur, Wilayah Persekutuan Kuala Lumpur, MYS
Entry level
Entry level
Automotive • Internet of Things • Mobile • Semiconductor • Industrial
This role is for recent graduates in various engineering functions. Responsibilities include adapting to a fast-paced environment and utilizing analytical skills.
Reposted 4 Days AgoSaved
In-Office
Kuala Lumpur, Wilayah Persekutuan Kuala Lumpur, MYS
Entry level
Entry level
Automotive • Internet of Things • Mobile • Semiconductor • Industrial
The Physical Failure Analysis Engineer conducts analysis of manufacturing defects using various imaging tools and collaborates across departments to document and communicate findings.
Top Skills: Energy Dispersive X-Ray SpectroscopyExcelFocused Ion BeamMosfet OperationsPowerPointScanning Electron MicroscopeSemiconductor PhysicsTransmission Electron MicroscopeWord
All Filters
JobType
New Jobs
Job Category
Experience
Industry
Company Name
Company Size

Sign up now Access later

Create Free Account