Top Tech Jobs & Startup Jobs

Reposted One Month AgoSaved
Hybrid
Santa Clara, CA, USA
175K-265K Annually
Senior level
175K-265K Annually
Senior level
Artificial Intelligence • Machine Learning • Software
The Design Verification Engineer will lead SoC verification cycles, utilizing methodologies like UVM/OVM, and contributing to innovative AI architectures.
Top Skills: CC++OvmSystemcSystemverilogUvm
New

Track Smarter, Apply Better.

Ditch the spreadsheets. Organize your job search with our freeApplication Tracker.

Use For Free
Application Tracker Preview
All Filters
JobType
New Jobs
Job Category
Experience
Industry
Company Name
Company Size

Sign up now Access later

Create Free Account