Develops verification plans, test cases, and validation methodologies for semiconductor systems using SystemVerilog and UVM. Collaborates with design engineers and cross-functional teams, analyzes and debugs test failures, verifies protocols and components, and improves verification processes.