Top Tech Jobs & Startup Jobs

Reposted 3 Days AgoSaved
In-Office
Saratoga, CA, USA
210K-265K Annually
Expert/Leader
210K-265K Annually
Expert/Leader
Artificial Intelligence • Hardware
The Hardware Engineer will design, validate, and deliver systems and sub-assemblies for AI infrastructure, collaborating across multiple teams to ensure effective product development.
Top Skills: EthernetFpga DesignHigh-Speed Optical InterfacesI2CJtagMdioPcieSerdesSpi
Reposted 3 Days AgoSaved
In-Office
Saratoga, CA, USA
185K-250K Annually
Senior level
185K-250K Annually
Senior level
Artificial Intelligence • Hardware
The Emulation Engineer will develop and deliver emulation models, execute simulation activities, and collaborate on hardware verification and software development.
Top Skills: C/C++FpgaPalladiumPythonSystemverilogUnix Shell ScriptingVeloceVerilogZebu
Reposted 3 Days AgoSaved
In-Office
Saratoga, CA, USA
210K-275K Annually
Senior level
210K-275K Annually
Senior level
Artificial Intelligence • Hardware
The ASIC Architect will translate system requirements into detailed architecture, guide modeling and feasibility analysis, and collaborate for seamless design implementation across teams for Eridu's networking products.
Top Skills: AsicEthernetMplsNetworking ProtocolsPcie Gen5Pcie Gen6RoceSerdesTcp/IpUdpVlan
Reposted 3 Days AgoSaved
In-Office
Saratoga, CA, USA
210K-275K Annually
Expert/Leader
210K-275K Annually
Expert/Leader
Artificial Intelligence • Hardware
Lead DFT architecture for multi-chip systems SOC, managing test design functions and supervising ATPG generation while ensuring performance standards.
Top Skills: BistBsdDftMemory RepairMentorPerlPythonScanSocSynopsysSynthesisSystem VerilogTclUnixVerilog
Reposted 3 Days AgoSaved
In-Office
Saratoga, CA, USA
180K-250K Annually
Senior level
180K-250K Annually
Senior level
Artificial Intelligence • Hardware
The role involves post-silicon bring-up, debugging, and validation of ASICs, focusing on diagnostic infrastructures and automation frameworks.
Top Skills: C/C++EthernetPciePythonSerdesUcie
New

Track Smarter, Apply Better.

Ditch the spreadsheets. Organize your job search with our freeApplication Tracker.

Use For Free
Application Tracker Preview
Reposted 3 Days AgoSaved
In-Office
Bangalore, Bengaluru Urban, Karnataka, IND
Senior level
Senior level
Artificial Intelligence • Hardware
The Technical Leader for Network SDK QA will manage the quality and reliability of the platform software, defining QA strategy, designing test frameworks, and mentoring QA engineers. Responsibilities include leading testing processes, collaborating cross-functionally, and driving automation coverage.
Top Skills: C/C++DpdkGitlab CiJenkinsLinuxNetwork Operating SystemsP4PythonSai
Reposted 3 Days AgoSaved
In-Office
Saratoga, CA, USA
250K-280K Annually
Senior level
250K-280K Annually
Senior level
Artificial Intelligence • Hardware
Lead ASIC chip design from micro-architecture to full-chip integration, emphasizing RTL development, verification collaboration, and timing closure.
Top Skills: SystemverilogVerilog
Reposted 5 Days AgoSaved
In-Office
Saratoga, CA, USA
Junior
Junior
Artificial Intelligence • Hardware
Lead the simulation and analysis of AI communication workloads, optimizing performance and collaborating with customers and ASIC designers to enhance AI networking solutions.
Top Skills: C++CudaNcclNs3Omnet++PythonPyTorchRcclTensorFlow
Reposted 14 Days AgoSaved
In-Office
Bangalore, Bengaluru Urban, Karnataka, IND
Senior level
Senior level
Artificial Intelligence • Hardware
The RTL Engineer will collaborate on the design and productization of Ethernet devices, perform RTL coding, debugging, and post-silicon validation with a focus on networking ICs.
Top Skills: EthernetEthernet 802.3Layer 2Layer 3Layer 4 Networking ProtocolsmacOSPcsRtlSerdesSerdes FundamentalsSource Synchronous Design
Reposted 18 Days AgoSaved
In-Office
Saratoga, CA, USA
210K-250K Annually
Expert/Leader
210K-250K Annually
Expert/Leader
Artificial Intelligence • Hardware
The Physical Design Engineer will manage SOC physical assembly, design methodologies, and collaborate with engineers to optimize performance, power, and area for AI infrastructure solutions.
Top Skills: ClockingFloorplanInnovusP&RPerlPythonSynopsys Fusion CompilerSynthesis Design Constraints (Sdc)System VerilogTclTimingUnixVerilog
All Filters
JobType
New Jobs
Job Category
Experience
Industry
Company Name
Company Size

Sign up now Access later

Create Free Account