Top Tech Jobs & Startup Jobs

Reposted 14 Days AgoSaved
In-Office
San Jose, CA, USA
150K-275K Annually
Senior level
150K-275K Annually
Senior level
Artificial Intelligence • Hardware • Software
The Senior Layout PCB Engineer will design and optimize PCBs for high-speed applications, focusing on signaling, power distribution, and complex HDI stack-ups, while collaborating with teams to enhance performance and manufacturability.
Top Skills: Cadence Allegro Pcb Design Tools
Reposted 14 Days AgoSaved
In-Office
San Jose, CA, USA
150K-275K Annually
Mid level
150K-275K Annually
Mid level
Artificial Intelligence • Hardware • Software
Build critical infrastructure and custom applications, collaborate cross-functionally, and address operational challenges with a strong focus on delivering production-level code rapidly.
Top Skills: PythonReactTypescript
Reposted 15 Days AgoSaved
In-Office
San Jose, CA, USA
Internship
Internship
Artificial Intelligence • Hardware • Software
Work with package, PCB, ASIC, and system engineers to analyze high-speed interfaces (PCIe, Ethernet, SerDes), extract and validate S-parameter models, build HFSS 3D EM models, correlate simulation with lab measurements, and recommend design improvements to improve signal and power integrity across accelerator platforms.
Top Skills: AdsAllegroAnsys HfssApdCstDdrEthernetIpc2581Odb++OscilloscopePciePythonSerdesSiwaveTdrTouchstoneVna
Reposted 15 Days AgoSaved
In-Office
San Jose, CA, USA
Senior level
Senior level
Artificial Intelligence • Hardware • Software
Lead formal verification for complex ASIC IP and SoC subsystems. Define strategy, write SVA properties, build reusable formal environments, drive proof convergence, debug RTL/protocol bugs with formal counterexamples, and collaborate with architects, RTL, UVM DV, emulation, software, and firmware teams toward formal sign-off.
Top Skills: AsicAxi/AmbaCadence JaspergoldDmaEthernetNocPciePerlPythonRtlSiemens Questa FormalSynopsys Vc FormalSystemverilogSystemverilog Assertions (Sva)TclUvm
Reposted 16 Days AgoSaved
In-Office
San Jose, CA, USA
200K-250K Annually
Mid level
200K-250K Annually
Mid level
Artificial Intelligence • Hardware • Software
Design, develop, and test simulations for custom hardware systems, ensuring accuracy and performance while collaborating with hardware and software teams.
Top Skills: CC++FreertosGem5LinuxPythonQemuSystemc
New

Track Smarter, Apply Better.

Ditch the spreadsheets. Organize your job search with our freeApplication Tracker.

Use For Free
Application Tracker Preview
Reposted 16 Days AgoSaved
In-Office
San Jose, CA, USA
20K-20K Annually
Senior level
20K-20K Annually
Senior level
Artificial Intelligence • Hardware • Software
The Head of Lab Operations will manage lab operations, oversee team supervision, coordinate hardware validation, and maintain lab infrastructure.
Top Skills: JIRANotionPcbProject Tracking Tools
Reposted 18 Days AgoSaved
In-Office
Austin, TX, USA
150K-275K Annually
Senior level
150K-275K Annually
Senior level
Artificial Intelligence • Hardware • Software
The Physical Design Engineer will focus on block-level implementation, timing closure, PPA optimization, and supervising outsourced design work while improving design flows.
Top Skills: Cadence GenusCadence InnovusPrimetimePythonSynopsys Fusion CompilerSynopsys Icc2TempusVoltus
Reposted 18 Days AgoSaved
In-Office
San Jose, CA, USA
50K-80K Annually
Senior level
50K-80K Annually
Senior level
Artificial Intelligence • Hardware • Software
The Technical Program Manager will oversee program delivery, align teams, manage vendor relationships, and optimize processes in the Infrastructure organization.
Top Skills: Google WorkspaceJIRA
Reposted 18 Days AgoSaved
In-Office
San Jose, CA, USA
150K-270K Annually
Expert/Leader
150K-270K Annually
Expert/Leader
Artificial Intelligence • Hardware • Software
Lead the global contract manufacturing strategy for advanced AI hardware systems, managing relationships with partners and ensuring production efficiency.
Top Skills: Ai HardwareContract ManufacturingNpiPcbasPilot BuildsProduction OperationsSupply Chain Management
Reposted 18 Days AgoSaved
In-Office
Austin, TX, USA
150K-275K Annually
Mid level
150K-275K Annually
Mid level
Artificial Intelligence • Hardware • Software
As a Design Verification Engineer, you will create and maintain UVM/SystemVerilog testbenches, execute verification plans, debug issues, and collaborate with cross-functional teams to ensure IP functionality and performance.
Top Skills: PerlPythonSystemverilogTclUvm
All Filters
JobType
New Jobs
Job Category
Experience
Industry
Company Name
Company Size

Sign up now Access later

Create Free Account