Top Tech Jobs & Startup Jobs

Reposted 2 Hours AgoSaved
In-Office or Remote
9 Locations
Senior level
Senior level
Information Technology • Manufacturing
Lead the frontend digital design of D2D PHY for chiplet systems, optimizing performance and collaborating across teams while mentoring junior designers.
Top Skills: Cadence GenusCxlDdr4Ddr5PciePerlPythonSdcSerdesStaSynopsys DcSystemverilogTclUcieUpf
Reposted 2 Days AgoSaved
In-Office or Remote
9 Locations
Expert/Leader
Expert/Leader
Information Technology • Manufacturing
The Principal Digital Verification Engineer will lead technical verification of chiplet products, develop UVM-based test environments, execute verification plans, and mentor junior engineers.
Top Skills: SystemverilogUvm
Reposted 4 Days AgoSaved
In-Office or Remote
7 Locations
8-12 Annually
Senior level
8-12 Annually
Senior level
Information Technology • Manufacturing
Lead STA signoff processes for complex ASIC designs, defining methodologies and collaborating with design teams to ensure timing closure and optimal performance.
Top Skills: Samsung 3NmSdcStaTclTsmc 3Nm
Reposted 4 Days AgoSaved
In-Office or Remote
7 Locations
Senior level
Senior level
Information Technology • Manufacturing
As a Principal Physical Design Engineer, you will lead ASIC development from RTL to GDSII, oversee design flow optimization, and ensure the delivery of high-performance products.
Top Skills: AsicEmGdsiiIrPnrPvRtlSamsungStaTsmc
Reposted 4 Days AgoSaved
In-Office or Remote
7 Locations
Senior level
Senior level
Information Technology • Manufacturing
The role involves leading the physical design of ASICs, overseeing all phases from RTL to GDSII, and enhancing design methodologies.
Top Skills: AntennaAsicDrcEmGdsiiIrLvsPnrRtlSta
New

Track Smarter, Apply Better.

Ditch the spreadsheets. Organize your job search with our freeApplication Tracker.

Use For Free
Application Tracker Preview
Reposted 5 Days AgoSaved
In-Office or Remote
9 Locations
Entry level
Entry level
Information Technology • Manufacturing
As a Verification Engineer, you will lead the verification of Serdes by developing AMS SystemVerilog models, collaborating with the design team, and ensuring model quality.
Top Skills: Jasper GoldPerlPythonSystemverilogTclUvmVc-Formal
Reposted 7 Days AgoSaved
In-Office or Remote
9 Locations
5-5 Annually
Senior level
5-5 Annually
Senior level
Information Technology • Manufacturing
As a Digital Design Engineer at Eliyan, you will design and develop Ethernet PCS/PMA IPs, optimize digital designs, and collaborate on high-performance products.
Top Skills: Ethernet StandardsIeee 802.3RtlSystemverilog
Reposted 7 Days AgoSaved
In-Office or Remote
7 Locations
Expert/Leader
Expert/Leader
Information Technology • Manufacturing
Lead ASIC and platform development, manage cross-functional teams, oversee project timelines, budgets, and vendor relationships to ensure successful program delivery.
Top Skills: AsicConfluenceJIRAMs Project
Reposted 8 Days AgoSaved
In-Office or Remote
7 Locations
Senior level
Senior level
Information Technology • Manufacturing
The Staff DFT Engineer will define and implement DFT strategies and methodologies, work with cross-functional teams, and support device bring-up for high-volume manufacturing.
Top Skills: 150016871838AtpgDftIeee 1149.XMbistPerlPythonScan InsertShell ScriptingTclVerilog
11 Days AgoSaved
In-Office or Remote
7 Locations
Expert/Leader
Expert/Leader
Information Technology • Manufacturing
Lead and scale a design verification team for PHY and controller products. Define verification strategy and methodology (UVM, AMS, formal), drive verification planning and execution across link layer, PCS, PMA, and FEC, integrate analog models into digital flows, manage tapeout verification milestones, improve verification infrastructure and CI/CD, ensure standards compliance, and oversee vendor VIPs and firmware co-simulation for tapeout readiness.
Top Skills: Ai/Ml-Assisted VerificationCdrCi/CdConstrained-Random VerificationCoverage AnalyticsCoverage-Driven VerificationD2D InterconnectDllDpiEthernet 802.3 (100G/200G/400G/800G)Formal VerificationGate-Level Simulation (Gls)Kp4Kr4Mixed-Signal Behavioral ModelingPllReal-Number Modeling (Rnm)Rs-FecSerdesSvamsSystemverilogSystemverilog Assertions (Sva)UcieUvmVerification Ip (Vip)Verilog-Ams
All Filters
JobType
New Jobs
Job Category
Experience
Industry
Company Name
Company Size

Sign up now Access later

Create Free Account