Top Tech Jobs & Startup Jobs

Reposted 2 Months AgoSaved
In-Office
Cambridge, Cambridgeshire, England, GBR
50K-65K Annually
Mid level
50K-65K Annually
Mid level
Information Technology • Software
Design and build compilers, emulators, profilers and debuggers for error-corrected quantum systems. Implement QEC codes and runtimes, write maintainable code, collaborate with scientists and engineers, and deliver components of an LLVM MLIR-based compiler and runtime.
Top Skills: C++DebuggersEmulatorsLlvmMlirProfilersPythonQuantum Error CorrectionRust
Reposted 2 Months AgoSaved
In-Office
Cambridge, Cambridgeshire, England, GBR
70K-90K Annually
Senior level
70K-90K Annually
Senior level
Information Technology • Software
Lead design and implementation of a LLVM/MLIR-based compiler toolchain for error-corrected quantum computing. Build compilers, emulators, profilers, and debuggers; implement optimizations and IR transformations; own substantial parts of the software stack; mentor engineers; collaborate with hardware and science teams to integrate error-correcting codes and runtimes.
Top Skills: C++Compiler OptimizationsDebuggersDecoder InterfacesEmulatorsInstruction SelectionIr DesignLlvmMlirProfilersPythonQuantum Error CorrectionRuntime SystemsRust
Reposted 2 Months AgoSaved
In-Office
Cambridge, Cambridgeshire, England, GBR
68K-82K Annually
Senior level
68K-82K Annually
Senior level
Information Technology • Software
Lead FPGA integration for Riverlane's Deltaflow hardware: write RTL, implement and verify FPGA designs, benchmark latency, support on-site system deployments, debug with customers, and feed product improvements back to engineering and product teams.
Top Skills: Altera Stratix 7Amd/Xilinx MpsocsC++EthernetHigh-Speed ProtocolsLdpcPythonRfsocsRtlStratix 10SystemverilogTurbo-CodesUvmVhdl
Reposted 2 Months AgoSaved
In-Office
Cambridge, Cambridgeshire, England, GBR
60K-88K Annually
Senior level
60K-88K Annually
Senior level
Information Technology • Software
Own end-to-end functional verification for block- and system-level designs. Define verification plans and strategies, build scalable SystemVerilog testbenches (UVM/OVM) with checkers, reference models, and SVA. Implement directed, random and self-testing, track regressions, coverage metrics and bugs, and debug across RTL, simulation and hardware. Collaborate with designers and architects to ensure high quality and reliability.
Top Skills: CC++Formal VerificationOvmPythonRtlSimulationSva (Systemverilog Assertions)SystemverilogUvm
Reposted 2 Months AgoSaved
In-Office
Cambridge, Cambridgeshire, England, GBR
68K-100K Annually
Senior level
68K-100K Annually
Senior level
Information Technology • Software
Lead integration and deployment of low-latency, high-throughput compiler software for Riverlane's DeltaFlow hardware. Work with customers on technical pre-sales, on-site system integration, benchmarking, debugging, and feedback to product teams. Write Python/C++ (or Rust), adapt low-level code to quantum control systems, and collaborate with QA and application teams to validate and improve systems.
Top Skills: C++CompilersComputer ArchitecturesDeltaflow HardwareLlvmMlirOperating SystemsPythonQuantum Control SystemsRust
New

Track Smarter, Apply Better.

Ditch the spreadsheets. Organize your job search with our freeApplication Tracker.

Use For Free
Application Tracker Preview
All Filters
JobType
New Jobs
Job Category
Experience
Industry
Company Name
Company Size

Sign up now Access later

Create Free Account