Top Tech Jobs & Startup Jobs

Lead architecture, development, customization, and technical oversight for core business applications and integrations (ERP, CRM, SaaS). Drive middleware and iPaaS strategy, design secure scalable APIs and microservices, manage system performance, upgrades, and risk mitigation, and provide hands-on technical leadership across integrations and cloud platforms.

Define and own chiplet-based compute platform architectures for high-performance RISC-V CPUs in SiP solutions. Lead design of PCIe, die-to-die connectivity, coherent fabrics, system management, and confidential computing subsystems. Collaborate with architecture, hardware, software, and external IP partners to deliver production-ready chiplet architectures and drive cross-functional execution.

Provide strategic executive support to senior leaders in a fast-paced technical organization: manage complex calendars, communications, travel and events, and drive cross-functional initiatives to align priorities and execution.

The Munich Site Manager will lead program planning and execution for silicon and platform initiatives, enhancing collaboration and driving technical direction in Munich.

As a Senior Engineer in System-Level Design Verification, you will validate AI silicon's performance, ensuring system connectivity and functionality across large compute platforms, while collaborating with hardware and software teams to achieve silicon targets.

Design and architect chiplets for automotive SoC, focusing on performance and safety requirements while collaborating across engineering teams.

The Staff Technical Program Manager will lead semiconductor physical design projects, managing complex schedules and facilitating communication between teams and clients within AI/ML and CPU initiatives.

As Director of Customer Engineering, manage technical customer relationships, translate needs into engineering specifications, and enhance collaboration between customer teams and internal engineering.

Design and optimize high-performance SoC and IP architectures for AI workloads, focusing on RTL implementation, power, performance, and area optimization.

Design, develop, and optimize GCC and LLVM compilers for RISC-V and AI architectures, collaborating across hardware and software teams to enhance performance.