Top Tech Jobs & Startup Jobs

Reposted 14 Hours AgoSaved
In-Office
Bangalore, Bengaluru Urban, Karnataka, IND
Junior
Junior
Artificial Intelligence • Hardware • Software
Join a startup as a Physical Design Engineer, focusing on RTL-to-GDSII implementation, performance optimization, and AI-driven automation.
Top Skills: AIInnovusMlPythonTcl
3 Days AgoSaved
In-Office
Bangalore, Bengaluru Urban, Karnataka, IND
Senior level
Senior level
Artificial Intelligence • Hardware • Software
The role involves leading a team of Physical Design engineers in delivering high-performance silicon products while ensuring adherence to timing, power, and area requirements. Responsibilities include technical leadership, hands-on ownership of critical blocks, automation development, and stakeholder management to meet project milestones.
Top Skills: Cadence InnovusCadence TempusPythonTcl
Reposted 3 Days AgoSaved
In-Office
Bangalore, Bengaluru Urban, Karnataka, IND
10-14 Annually
Expert/Leader
10-14 Annually
Expert/Leader
Artificial Intelligence • Hardware • Software
Lead floorplanning and PDN design for complex SoCs, optimizing performance targets and power integrity while establishing best practices.
Top Skills: Ic Compiler IiInnovusPerlPythonTcl
7 Days AgoSaved
In-Office or Remote
Canada, KS, USA
180K-240K Annually
Mid level
180K-240K Annually
Mid level
Artificial Intelligence • Hardware • Software
The LLM Inference Deployment Engineer will deploy and scale large language models efficiently on AI accelerators, focusing on model optimization and low-latency inference.
Top Skills: DeepspeedDockerKubernetesOnnx RuntimePythonPyTorchTensorflow ServingTensorrt-LlmTorchserveTriton Inference ServerVllm
8 Days AgoSaved
In-Office or Remote
Canada, KY, USA
180K-240K Annually
Senior level
180K-240K Annually
Senior level
Artificial Intelligence • Hardware • Software
The Senior NPU Architect will design and optimize architecture modules for AI accelerators, collaborating with teams to enhance performance for AI/ML workloads.
Top Skills: Ai/MlC++PythonSystem VerilogVerilog
New

Track Smarter, Apply Better.

Ditch the spreadsheets. Organize your job search with our freeApplication Tracker.

Use For Free
Application Tracker Preview
Reposted 11 Days AgoSaved
Remote
United States
10-10 Annually
Senior level
10-10 Annually
Senior level
Artificial Intelligence • Hardware • Software
Seeking a Senior Physical Design Engineer with expertise in chip-level implementation, EDA tools, and low-power design to enhance AI hardware capabilities.
Top Skills: CadenceEda ToolsPythonTcl
16 Days AgoSaved
In-Office or Remote
Santa Clara, CA, USA
200K-250K Annually
Senior level
200K-250K Annually
Senior level
Artificial Intelligence • Hardware • Software
The role involves architecting production systems for video generation, developing APIs, and establishing production operations to support innovative AI applications.
Top Skills: C++GoKubernetesPythonRayRust
Reposted 20 Days AgoSaved
In-Office
Bangalore, Bengaluru Urban, Karnataka, IND
9-14 Annually
Expert/Leader
9-14 Annually
Expert/Leader
Artificial Intelligence • Hardware • Software
Lead SOC timing convergence by ensuring high-performance paths to tape-out through cross-functional coordination and advanced analysis of timing issues.
Top Skills: PerlPrimetimePythonTclTempus
Reposted 20 Days AgoSaved
Remote
Canada
180K-220K Annually
Senior level
180K-220K Annually
Senior level
Artificial Intelligence • Hardware • Software
Lead testing strategy for AI accelerators, define DFT architecture, implement testing flows, ensure silicon reliability, and manage cross-functional collaboration.
Top Skills: Boundary ScanCadence GenusCadence ModusDftIjtagMbistScanSiemens/Mentor TessentSynopsys Testmax
Reposted 21 Days AgoSaved
In-Office
Bangalore, Bengaluru Urban, Karnataka, IND
Expert/Leader
Expert/Leader
Artificial Intelligence • Hardware • Software
Lead STA strategy and execution for advanced-node SoC/IP designs, develop novel timing methodologies (MCMM, variation modeling, sign-off margins), act as Cadence Tempus SME, collaborate with RTL/synthesis/physical teams for timing-friendly implementations, and mentor the India team through full-cycle STA to GDS sign-off.
Top Skills: Cadence TempusClock Tree SynthesisCrosstalkDdrDistributed TimingEcoLvfMcmmOcvPciePocvPythonSdcSignal IntegrityTclTempus Stylus
All Filters
JobType
New Jobs
Job Category
Experience
Industry
Company Name
Company Size

Sign up now Access later

Create Free Account