Top Tech Jobs & Startup Jobs

15 Days AgoSaved
In-Office
Hsinchu County, TWN
Senior level
Senior level
Software
The Staff SDET will lead the architecture for automated testing infrastructure, mentor team members, and collaborate with cross-functional teams to ensure system quality in RISC-V embedded products.
Top Skills: BashCmakeFpgaGithub ActionsJenkinsLinuxMakePythonQemuRtl SimulatorYocto
15 Days AgoSaved
In-Office
Hsinchu County, TWN
Senior level
Senior level
Software
The Senior Software Quality Assurance Engineer will design and optimize CI/CD test automation pipelines, lead root cause analyses of test failures, and define key quality metrics for continuous improvement.
Top Skills: CC++CmakeFpgaGitGitGrafanaJenkinsJIRALinuxMakePythonQemuRtl SimulatorYocto
15 Days AgoSaved
In-Office
Hsinchu County, TWN
Junior
Junior
Software
Design and implement features in RISC-V CPU cores, collaborate with verification and physical design teams, and document processes.
Top Skills: ChiselScalaSystem VerilogVerilogVhdl
Reposted 15 Days AgoSaved
In-Office
Santa Clara, CA, USA
159K-194K Annually
Senior level
159K-194K Annually
Senior level
Software
As a Senior Product Manager, you will articulate SiFive's product portfolio, collaborate with IP architects, and guide Sales during customer engagements. A strong background in product management within the semiconductor industry is required, along with technical marketing and customer interaction experience.
Top Skills: AICpu ArchitectureFpgaMicroprocessorsRisc-VSemiconductor Ip
Reposted 22 Days AgoSaved
In-Office
4 Locations
159K-194K Annually
Mid level
159K-194K Annually
Mid level
Software
Design and implement CPU power management, reset, and clocking solutions. Collaborate with teams to verify and optimize designs based on RISC-V architecture.
Top Skills: AmbaChiselConfluenceGitJIRARisc-VScalaSystemverilogTilelinkVerilogVhdl
New

Track Smarter, Apply Better.

Ditch the spreadsheets. Organize your job search with our freeApplication Tracker.

Use For Free
Application Tracker Preview
Reposted 22 Days AgoSaved
In-Office
Cambridge, Cambridgeshire, England, GBR
5-5 Annually
Senior level
5-5 Annually
Senior level
Software
The role involves designing and implementing CPU cores using RISC-V architecture, collaborating with various teams for verification and optimization, and ensuring high-quality design through documentation and teamwork.
Top Skills: ChiselConfluenceGitJIRARisc-VSystem VerilogVerilogVhdl
Reposted 22 Days AgoSaved
In-Office
Hsinchu County, TWN
Expert/Leader
Expert/Leader
Software
The role involves optimizing JVM performance on RISC-V architecture, analyzing CPU and memory efficiency, and collaborating on JIT compiler improvements.
Top Skills: ArmAsync-ProfilerC/C++EbpfFtraceJavaJit CompilerJvmPerfRisc-VX86
Reposted 22 Days AgoSaved
In-Office
4 Locations
254K-311K Annually
Expert/Leader
254K-311K Annually
Expert/Leader
Software
Lead a performance engineering team to research and develop high-performance processor architectures, defining targets and guiding implementation in RTL, while analyzing performance bottlenecks.
Top Skills: FpgaRisc-VRtl
Reposted 22 Days AgoSaved
In-Office
4 Locations
159K-194K Annually
Mid level
159K-194K Annually
Mid level
Software
Design interconnect IP, architect TileLink interconnect, enhance performance, integrate into SiFive's framework, perform verification, and maintain documentation.
Top Skills: AhbApbAxiChiChiselConfluenceGitJIRARisc-VScalaSystem VerilogTilelinkVerilogVhdl
Reposted 22 Days AgoSaved
In-Office
5 Locations
159K-194K Annually
Senior level
159K-194K Annually
Senior level
Software
Design and implement debug, trace, and profiling hardware, collaborate with cross-functional teams, and lead improvements in hardware design processes.
Top Skills: ChiselCjtagJtagScalaSystem VerilogVerilogVhdl
All Filters
JobType
New Jobs
Job Category
Experience
Industry
Company Name
Company Size

Sign up now Access later

Create Free Account