Top Tech Jobs & Startup Jobs

As an intern, you'll design, build, and support design and verification languages and tools, focusing on language design, compiler implementation, and usability.

Seeking a skilled Verification Engineer for CPU core microarchitecture verification, covering DV strategy, architecture validation, and closure for high-performance processors.

The Performance Architect will analyze performance bottlenecks in CPU microarchitecture, implement performance models, and optimize workloads for high-performance AI and out-of-order CPUs.

The intern will join the Design Verification Infrastructure team to develop and maintain the Verification Platform, enhancing design verification technologies through collaboration and software development in Scala and Python.

The Staff Design Verification Engineer drives the verification of cache-coherent interconnect subsystems, focusing on CXL protocols and integration, defining verification plans, and improving overall verification quality through collaboration and mentorship.

Lead the physical design implementation of CPU blocks and cores, optimizing for PPA goals while collaborating with RTL and microarchitecture teams to resolve design bottlenecks.

The Senior Accountant is responsible for accounts receivable, general ledger management, month-end closing, fixed asset maintenance, and improving processes. They ensure compliance and accuracy in financial reporting, collaborating with teams to resolve discrepancies and support audits.

As a Staff Physical Design Engineer, own the physical design of memory cache structures, drive optimizations, solve bottlenecks, and improve methodologies while collaborating with cross-functional teams.

The role involves implementation of NoC and Uncore systems, focusing on PPA optimization. Key responsibilities include leading physical design, driving co-design across levels, and mentoring junior engineers.

Lead the Low Power Verification and Formal Equivalence methodologies, ensuring robust power intent and logical equivalence throughout RTL-to-GDSII flow.