Get the job you really want.

Top Tech Jobs & Startup Jobs

Reposted 12 Days AgoSaved
Hybrid
Fort Collins, CO, USA
Senior level
Senior level
Software
Responsible for developing custom SRAM and register file memories, enhancing circuit performance, optimizing power, and collaborating across teams.
Top Skills: FinfetLec ToolsPpa AnalysisRtl-GdsSram
Reposted 16 Days AgoSaved
Hybrid
Santa Clara, CA, USA
Senior level
Senior level
Software
The SoC Fabric Architect will define and optimize fabric architectures, collaborate with multi-disciplinary teams, and analyze trade-offs for system performance and power goals.
Top Skills: Cache-Coherent ProtocolsHw/Sw Co-DesignNon-Coherent ProtocolsPerformance SimulatorsRisc-VSoc
Reposted 17 Days AgoSaved
Hybrid
2 Locations
Entry level
Entry level
Software
As a SoC Performance Modeling Engineer, you will design and implement performance models, validate them, analyze performance studies, and enhance modeling infrastructure.
Top Skills: C/C++PythonSystemverilog
Reposted 17 Days AgoSaved
Hybrid
Austin, CA, USA
Mid level
Mid level
Software
The SoC Performance Modeling and Verification Engineer will validate performance models against specifications, develop test suites, and debug performance issues in Rivos SoCs, collaborating with architecture teams.
Top Skills: C/C++PythonSystemverilog
Reposted 19 Days AgoSaved
Hybrid
2 Locations
Senior level
Senior level
Software
Lead the microarchitecture design for power management and debugging features, ensuring integration with various teams to meet design requirements.
Top Skills: PythonSystemverilog
New

Cut your apply time in half.

Use ourAI Assistantto automatically fill your job applications.

Use For Free
Application Tracker Preview
Reposted 20 Days AgoSaved
Hybrid
Austin, TX, USA
Mid level
Mid level
Software
Responsible for verifying DDR and HBM memory subsystem designs, developing test plans, integrating IPs, and supporting debug efforts across teams.
Top Skills: SystemverilogUvm
Reposted 20 Days AgoSaved
Hybrid
Santa Clara, CA, USA
3-5
Mid level
3-5
Mid level
Software
The engineer will verify features of DDR and HBM memory subsystems, develop test plans and testbenches, and support debug processes.
Top Skills: DdrHbmSystemverilogUvm
Reposted 20 Days AgoSaved
Hybrid
2 Locations
Mid level
Mid level
Software
As a Memory Controller Verification Engineer, you'll verify DDR and HBM memory subsystems, develop test plans, and collaborate with design teams and vendors.
Top Skills: Systemverilog,Uvm
Reposted 20 Days AgoSaved
Hybrid
Austin, CA, USA
Senior level
Senior level
Software
Lead performance analysis and optimization for silicon systems, collaborating with cross-functional teams on workloads, power, and architectural decisions.
Top Skills: C/C++DlMlPython
Reposted 24 Days AgoSaved
In-Office
2 Locations
Internship
Internship
Software
Intern will be responsible for physical design from RTL to GDSII, collaborating with teams for design validation and optimization.
Top Skills: PerlPythonSystemverilog,Cad ToolsTclUnixVerilog
All Filters
New Jobs
Job Category
Experience
Industry
Company Name
Company Size

Sign up now Access later

Create Free Account