Get the job you really want.

Top Tech Jobs & Startup Jobs

Reposted YesterdaySaved
Hybrid
2 Locations
Senior level
Senior level
Software
The role involves owning physical design integration at sub-system or full chip level, working on design closure and collaborating with CAD teams.
Top Skills: Cad ToolsPerlPythonSystemverilogTclUnixVerilog
Reposted 5 Days AgoSaved
Hybrid
Santa Clara, CA, USA
Mid level
Mid level
Software
Develop and drive power modeling and optimization for CPU and SoC blocks. Collaborate with design and verification teams to analyze and reduce power consumption while managing trade-offs.
Top Skills: PythonSystemverilogTclVerilog
Reposted 5 Days AgoSaved
Hybrid
Austin, TX, USA
Mid level
Mid level
Software
Develop and drive power modeling and optimization for CPU and SoC blocks, focusing on power reduction and performance analysis, while collaborating across teams.
Top Skills: Eda ToolsPythonSystemverilogTclVerilog
Reposted 6 Days AgoSaved
Hybrid
2 Locations
Mid level
Mid level
Software
The Floating Point & Logic Design Engineer will develop microarchitecture, refine RTL designs, validate physical designs, and support verification processes for high-performance components.
Top Skills: CC++C2RtlHectorSystem Verilog
Reposted 9 Days AgoSaved
In-Office
Santa Clara, CA, USA
Junior
Junior
Software
Design and validate power systems for chip boards, collaborate with teams to ensure electrical and thermal requirements are met, and conduct testing and debugging.
Top Skills: PythonSimplisSpice
New

Track Smarter, Apply Better.

Ditch the spreadsheets. Organize your job search with our freeApplication Tracker.

Use For Free
Application Tracker Preview
Reposted 11 Days AgoSaved
Hybrid
2 Locations
Senior level
Senior level
Software
The Senior Memory Design Engineer will develop custom SRAM and register file memories, focusing on performance and low power design while collaborating with various teams.
Top Skills: Circuit DesignCircuit SimulationDfmFinfet TechnologyLec ToolsLow Power Design TechniquesPpa AnalysisSramTransistor-Level Design
Reposted 11 Days AgoSaved
Remote or Hybrid
3 Locations
Senior level
Senior level
Software
Analyze and improve performance for deep learning workloads, develop analytical models, and validate performance for AI computing platforms.
Top Skills: C/C++CudaLlvmMlir
Reposted 11 Days AgoSaved
Hybrid
2 Locations
Mid level
Mid level
Software
Perform post-silicon power activities including power validation, workload analysis, and cross-functional collaboration to optimize power performance ratios.
Top Skills: AssemblyCLab Equipment (Multi-MeterOscilloscopes)PythonShell Programming
Reposted 11 Days AgoSaved
Hybrid
Santa Clara, CA, USA
120K-150K
Senior level
120K-150K
Senior level
Software
Develop state of the art custom SRAM and register file memories, focusing on circuit performance, low power design, and silicon bring up.
Top Skills: Circuit SimulationCustom Circuit Tool FlowsFinfet TechnologyLec ToolsRegister File MemoriesSram
Reposted 11 Days AgoSaved
Hybrid
2 Locations
Junior
Junior
Software
The DFT Engineer will define DFT strategy, design DFT features, validate requirements, and collaborate with teams to ensure effective test coverage and debug observability.
Top Skills: AtpgDftIeee1500JtagMakefilesMbistPythonScanShell ScriptingSystemverilogTclVerilog
All Filters
New Jobs
Job Category
Experience
Industry
Company Name
Company Size

Sign up now Access later

Create Free Account