Top Tech Jobs & Startup Jobs

The Principal DFT Engineer develops and supports DFT methodologies, architects RTL-centric systems, and automates verification processes for SoC and IP designs.

The IC Design QA Engineer will implement quality gates, monitor IC designs, perform DFMEA, improve processes, and collaborate with teams to ensure product quality.

The DFT engineer will develop DFT architectures, implement scan and MBIST, and collaborate with teams to resolve DFT issues. Must have 12+ years of experience.

Perform physical design and verification tasks for ASIC development, manage project-specific flows, and mentor junior team members in a hybrid work environment.

Responsible for end-to-end verification of customer features, including building testbenches and analyzing failures, while collaborating with various teams.

The Staff Engineer will perform physical design and verification for ASIC projects, manage flows, mentor junior team members, and ensure IP integration.

As a DFT engineer, you'll architect methodologies, automate RTL, verify DFT IP, and collaborate with teams on silicon design.

The role involves executing Physical Verification tasks, debugging issues related to DRC, LVS, and other checks, and collaborating with teams for SoC-level sign-off. Requires extensive experience in physical verification and relevant tools.

The Senior Engineer will execute Physical Verification processes, debug various checks, and collaborate with teams for SoC-level sign-off checks.

The role involves hands-on physical design and verification for ASIC development, managing design flows, mentoring juniors, and overseeing integration tasks.