Get the job you really want.

Top Design Engineer Jobs

23 Days AgoSaved
Hybrid
Austin, TX, USA
Entry level
Entry level
Hardware • Software
Participate in full-cycle mixed-signal analog IC design for portable audio amplifiers: specification, transistor-level design, layout supervision, verification, SPICE-based simulation, lab validation, and power/low-voltage interface design.
Top Skills: Spice,Lvs,Drc,Pll,Switched-Capacitor Circuits,Low-Noise Amplifier Design,Dsp,Power Management Circuits,Data Converters,Transistor-Level Design,Layout Supervision,Chip-Level Verification,Lab Validation,Low-Voltage Signaling
Reposted 23 Days AgoSaved
In-Office
Grovetown, GA, USA
60K-85K Annually
Entry level
60K-85K Annually
Entry level
Industrial • Manufacturing
Design mechanical assemblies, parts, and systems for off-highway and mobile equipment. Create 3D models, drawings, BOMs, and documentation; evaluate prototypes, support testing, and collaborate with cross-functional teams to refine designs.
Top Skills: CadCreoGd&TNxPdmlinkSolidworksWindchill
23 Days AgoSaved
Hybrid
Austin, TX, USA
Mid level
Mid level
Hardware • Software
Design high-performance delta-sigma ADCs/DACs, amplifiers, and mixed-signal CMOS circuitry from concept to production. Model circuits in Matlab/Verilog-A/SystemVerilog, simulate and verify performance using Spectre and Maestro, and perform chip-level analog-on-top and digital-on-top verification.
Top Skills: Analog-On-TopCmosDacDelta-Sigma AdcDigital-On-TopMaestroMatlabSpectreSystemverilogVerilog-A
Reposted 23 Days AgoSaved
In-Office
Austin, TX, USA
Entry level
Entry level
Transportation • Industrial
The Drainage Design Engineer in Training will perform drainage designs, conduct design checks, assist in field work, and support project deadlines while adhering to engineering standards.
Top Skills: GeopakHec-HmsHec-RasHy8MicrostationStormcad
23 Days AgoSaved
Easy Apply
In-Office
San Francisco, CA, USA
Easy Apply
150K-210K Annually
Senior level
150K-210K Annually
Senior level
Artificial Intelligence • Software • Energy • Renewable Energy
Lead low-voltage subsystem architecture and hardware design for MV/LV power conversion. Design and validate control, sensing, protection, and isolated interface circuits. Own full PCBA lifecycle from specs to production, perform DFMEA and component derating, collaborate on EMI/EMC compliance, and maintain traceable documentation.
Top Skills: Altium DesignerCanDfmeaEmi/EmcEthernetFiber OpticsIsolated Dc-Dc ConvertersModbusPcb CadPlecsRs-485Spice
23 Days AgoSaved
Easy Apply
In-Office
San Francisco, CA, USA
Easy Apply
Senior level
Senior level
Artificial Intelligence • Software • Energy • Renewable Energy
Design and validate isolated and non-isolated high-power converter stages and magnetics for MV/LV Solid State Transformer systems. Perform FEA-driven magnetics design, high-voltage isolation and safety testing, optimize loss/cost/size trade-offs, coordinate with mechanical, manufacturing and test teams, and own magnetics validation to meet performance and safety standards.
Top Skills: Basic Impulse TestCascaded H-BridgeDabDual Active BridgeEmcEmiFeaGanHi-PotHigh-Voltage IsolationIecMagneticsMulti-Level ConvertersPartial DischargePcbaSicSolid State TransformerUl
Reposted 23 Days AgoSaved
In-Office
3 Locations
168K-311K Annually
Senior level
168K-311K Annually
Senior level
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
The Senior ASIC Design Engineer will design high-performance RTL for next-gen Switch Silicon chips, analyze architectural trade-offs, and collaborate with various engineering teams.
Top Skills: Verilog,Systemverilog
Reposted 23 Days AgoSaved
In-Office or Remote
3 Locations
136K-265K Annually
Senior level
136K-265K Annually
Senior level
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
Design and implement physical aspects of CPU interconnects and last-level caches, ensuring timing, performance, and area goals are met while collaborating with logic design teams.
Top Skills: Asic Design ToolsVerilog
Reposted 23 Days AgoSaved
In-Office
Milpitas, CA, USA
95K-162K Annually
Mid level
95K-162K Annually
Mid level
Hardware
The Mechanical Design Engineer will develop mechanical subassemblies, manage the design process, conduct FEA modeling, and validate optomechanical designs.
Top Skills: AnsysCadFeaPro Engineer
Reposted 23 Days AgoSaved
In-Office
2 Locations
Junior
Junior
Aerospace
Design and develop test facilities for rocket engines. Oversee construction and installation, manage suppliers, and mentor junior engineers.
Top Skills: Aft ArrowAnsysAsme B31.3Asme BpvcAutocadAutocad PlantBentley AutopipeCaesarCreoFathomP&IdProengineerPropipingWindchill
Reposted 23 Days AgoSaved
In-Office
Milpitas, CA, USA
180K-306K Annually
Senior level
180K-306K Annually
Senior level
Hardware
Responsible for design and testing of semiconductor inspection systems, coordinating with marketing and engineering, and analyzing performance. Requires strong engineering background and problem-solving skills.
Top Skills: JmpLabviewMatlabPython
Reposted 58 Seconds AgoSaved
In-Office
Santa Clara, CA, USA
136K-265K Annually
Senior level
136K-265K Annually
Senior level
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
As a Senior ASIC Design Verification Engineer, you will lead verification strategies for GPUs and SoCs, develop test plans, and manage integration, while collaborating within a global team.
Top Skills: Functional CoverageMake FilesObject Oriented ProgrammingPerlQuestaSvaSystem VerilogTclUvmVcsVerilog
New

Track Smarter, Apply Better.

Ditch the spreadsheets. Organize your job search with our freeApplication Tracker.

Use For Free
Application Tracker Preview
Reposted A Minute AgoSaved
In-Office
Santa Clara, CA, USA
160K-305K Annually
Senior level
160K-305K Annually
Senior level
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
The Senior Datacenter Power Design and Modeling Engineer leads power-delivery programs, managing architecture, modeling, validation, and vendor relationships for data centers.
Top Skills: DcPlecsPowersiQ3DSimplisSpice
Reposted A Minute AgoSaved
In-Office
Austin, TX, USA
108K-213K Annually
Entry level
108K-213K Annually
Entry level
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
As an ASIC Design Verification Engineer, you'll verify system-level designs, create verification environments, perform regression tests, and collaborate with other engineers to improve methodologies.
Top Skills: PythonSystem VerilogUvmVcsVerdiVerilog
Reposted 3 Minutes AgoSaved
In-Office
2 Locations
100K-190K Annually
Entry level
100K-190K Annually
Entry level
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
Join NVIDIA's Standard Cell Library team to develop and optimize standard cell templates, define DFM methodologies, improve library validation and release flow, script automation (Perl/Python/Tcl/C++/SKILL), and collaborate with CAD vendors and cross-functional teams.
Top Skills: C++Cadence SkillCmosMosfetPerlPythonTclVlsi
Reposted 23 Days AgoSaved
In-Office
Waukesha, WI, USA
Senior level
Senior level
Appliances • Industrial • Manufacturing
The Staff Engine Design Engineer - Architect designs and analyzes internal combustion engines, optimizes performance, and collaborates on complex engineering projects.
Top Skills: CreoFeaMatlabPythonSimulink
Reposted An Hour AgoSaved
In-Office
Fridley, MN, USA
122K-184K Annually
Senior level
122K-184K Annually
Senior level
Healthtech
The Principal Design Automation Engineer leads automation programs, develops integrated automation systems, ensures compliance and performance, and improves equipment uptime in manufacturing.
Top Skills: Automation SystemsControl Systems SoftwareDc DrivesI/O IssuesPc Based SystemsPlc'SServo DrivesVfd'S
Reposted 3 Hours AgoSaved
In-Office
2 Locations
136K-219K Annually
Mid level
136K-219K Annually
Mid level
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
Develop and maintain system-level SOC design methodology and top-level assembly tools in C++. Build APIs, libraries, and command-line tools; create automated test/CI infrastructure; identify and fix assembly inefficiencies; collaborate across teams to standardize workflows; support RTL integration and deliver high-quality automation and documentation for SOC assembly.
Top Skills: Build SystemsC++CiEda Tools/FlowsPerlPlace And RoutePythonRtlSynthesisUnit/Regression Testing
5 Hours AgoSaved
In-Office
Hillsboro, OR, USA
122K-173K Annually
Mid level
122K-173K Annually
Mid level
Artificial Intelligence • Cloud • Information Technology • Software
The engineer will validate IP features, create tests, debug failures, and develop tools for SOC integration and IP development.
Top Skills: LinuxObject Oriented ProgrammingOvmSystemverilogUnixUvmVerilog
5 Hours AgoSaved
Easy Apply
In-Office
2 Locations
Easy Apply
135K-185K Annually
Senior level
135K-185K Annually
Senior level
Aerospace
The Mechanical Engineer IV - Design will handle complex design challenges, optimize performance, conduct analysis, and lead manufacturing processes within a defense technology context.
Top Skills: CadGd&TSolid Modeling
5 Hours AgoSaved
Hybrid
Dearborn, MI, USA
127K-186K Annually
Senior level
127K-186K Annually
Senior level
Automotive
The role involves leading the design and testing of Electric Vehicle Supply Equipment (EVSE) for future battery electric vehicles, coordinating with various teams on specifications and regulations, and managing quality documentation.
Top Skills: Analog Circuit DesignDesign ThinkingElectrical Component DesignElectrical EngineeringElectromagnetic CompatibilityElectromagnetic InterferenceUser Experience
Reposted 5 Hours AgoSaved
Easy Apply
In-Office
Sunnyvale, CA, USA
Easy Apply
Senior level
Senior level
AdTech • Computer Vision • Machine Learning • Software
The Design Verification Engineer will verify functionality of AI SoC, develop UVM Testbench, conduct failure analysis and coverage analysis, and work with engineering teams.
Top Skills: Gate Level SimulationsPerlPythonRtlSystem VerilogTclUvmVerilog
Reposted 6 Hours AgoSaved
Hybrid
Sunnyvale, CA, USA
220K-270K Annually
Senior level
220K-270K Annually
Senior level
Information Technology • Software
The role involves managing the layout process for photonic integrated circuits, coordinating with foundries, and contributing to design infrastructure. Requires expertise in Python and significant industry experience.
Top Skills: GdsfactoryGitPython
Reposted 6 Hours AgoSaved
In-Office
Clarence, NY, USA
110K-161K Annually
Senior level
110K-161K Annually
Senior level
Healthtech • Manufacturing
The role involves executing design assurance activities, supporting product validations, leading testing efforts, ensuring compliance with quality standards, and coaching team members in design methods.
Top Skills: 6-SigmaIsoMddMS OfficeMinitabQsrTgaUl
Reposted 6 Hours AgoSaved
In-Office
2 Locations
142K-269K Annually
Senior level
142K-269K Annually
Senior level
Artificial Intelligence • Cloud • Information Technology • Software
Perform functional verification of GPU graphics components (3D, media, display). Develop reusable IP verification plans, testbenches, and system simulations. Debug presilicon issues, drive coverage closure, collaborate with architects/RTL/physical design teams, and maintain verification infrastructure and methodology.
Top Skills: AsicCpuGpuOvmPerlPythonRtlShellSystemverilogUvm
All Filters
New Jobs
Job Category
Experience
Industry
Company Name
Company Size

Sign up now Access later

Create Free Account