Maximum of 25 job preferences reached.
Top Design Engineer Jobs
Artificial Intelligence • Automotive • Semiconductor
As a Design Verification Engineer, you will verify chip designs, develop test plans, and lead teams on verification projects, ensuring high-speed data transfer meets specifications.
Top Skills:
Arm AssemblyC++Eda Verification ToolsLinuxPerlPythonSystem VerilogUvm
Artificial Intelligence • Semiconductor • Manufacturing
Manage engineering teams to develop and characterize hardware technologies, resolve complex process issues, validate performance, and support cross-functional integration for advanced semiconductor and display manufacturing solutions.
Top Skills:
Autocad
Artificial Intelligence • Cloud • Information Technology • Software
The Physical Design Timing Engineer will perform SOC level timing analysis, ensuring designs meet performance and functionality requirements, collaborating with various teams to optimize solutions.
Top Skills:
Clock Network DesignPhysical Design ToolsStatic Timing AnalysisSystem-On-Chip (Soc)Tcl ScriptingTiming Extraction Tools
Artificial Intelligence • Automotive • Semiconductor
Design high-performance analog circuits including PLL and SerDes blocks, lead projects, verify systems, and manage documentation and communication within the team.
Top Skills:
AdeAnalog Circuit DesignDigital Signal ProcessingSpectreVirtuoso
Artificial Intelligence • Automotive • Semiconductor
The Design for Test Engineer assists in developing testability features for digital circuits, focusing on DFT structures and collaboration for product quality.
Top Skills:
Digital Logic DesignEda ToolsHdl Languages (VerilogPythonShellTclVhdl)
Artificial Intelligence • Hardware • Software
As a Design Verification Engineer, you will create and maintain UVM/SystemVerilog testbenches, execute verification plans, debug issues, and collaborate with cross-functional teams to ensure IP functionality and performance.
Top Skills:
PerlPythonSystemverilogTclUvm
Artificial Intelligence • Hardware • Software
As a Design Verification Engineer, you will collaborate with architects and RTL designers to verify designs, develop test plans and infrastructure, ensure performance, and debug issues across the hardware-software stack.
Top Skills:
PythonSystemverilog
Artificial Intelligence • Hardware • Software
The Design Verification Engineer will lead IP subsystem verification, develop UVM/SystemVerilog environments, and collaborate with cross-functional teams to validate hardware-software performance.
Top Skills:
AmbaArcArmAxiEthernetPcieSystemverilogUvm
Artificial Intelligence • Cloud • Information Technology • Consulting
The role involves leading VLSI design projects, providing technical expertise, reviewing designs for compliance, mentoring staff, and innovating within design teams.
Top Skills:
Digital LogicEdaFpgaHardware Description LanguageProgramming And ScriptingVlsi
Financial Services
The Senior Platform Engineer will design automated solutions, support deployments, implement management tools, and enhance system performance and security in a hybrid role.
Top Skills:
AnsibleAWSAzureBashChefDockerElasticsearchGitlabGoogle Cloud PlatformGrafanaJenkinsKubernetesLinuxNagiosPerlPrometheusPuppetPythonRubySplunkTerraform
Industrial • Manufacturing
As a Senior ASIC Design Verification Engineer, you will ensure the verification of SoCs, collaborate with cross-functional teams, and contribute to a cohesive work environment.
Top Skills:
C/C++PythonSystem VerilogTclUvmVerilog
Industrial • Manufacturing
Responsible for all aspects of digital SoC verification, collaborating with architects, designers, and SW engineers on automotive communication semiconductors.
Top Skills:
C/C++PythonSystem VerilogTclUvmVerilog
New
Track Smarter, Apply Better.
Ditch the spreadsheets. Organize your job search with our freeApplication Tracker.
Use For Free
Healthtech
Lead design assurance for the Opal system, ensuring quality and regulatory compliance in medical devices. Mentor junior engineers and manage complex projects.
Top Skills:
CadFmeaIec 62304Iso 13485Software Testing FrameworksStatic Code Analysis Tools
Hardware • Software
Responsible for end-to-end functional verification of mixed-signal ASICs, developing verification plans, testbenches, coverage analysis, and collaborating with cross-functional teams.
Top Skills:
HvlSystemverilogUvmVerilogVhdl
Hardware • Software
The Design Verification Engineer will conduct end-to-end functional verification of custom mixed-signal ASICs, develop testbenches, and collaborate across teams to enhance verification processes.
Top Skills:
AvmOvmSystemverilogUvmVeraVerilogVhdl
Hardware • Software
The role involves functional verification of ASIC designs, including developing verification plans, testbenches, and collaborating with cross-functional teams to ensure high-quality outcomes.
Top Skills:
Mixed-Signal IcsSystemverilogUvmVerilogVhdl
Hardware • Software
The Design Verification Engineer will develop verification plans, perform ASIC functional verification, design UVM testbenches, and collaborate with cross-functional teams to improve verification processes.
Top Skills:
AvmOvmSystemverilogUvmVeraVerilogVhdl
Biotech
In this role, you will design and optimize optical systems for the Incucyte product platform, integrating various subsystems and performing system-level testing and verification.
Top Skills:
Biomedical EngineeringComsolElectricalLasersMechanicalOptical DesignRay Tracing ApplicationsZmax
Aerospace
Lead mixed-mode design verification methodology for complex SoCs. Define co-simulation EDA environment, create Verilog/SystemVerilog testbenches and behavioral models, support analog/digital teams, and perform AMS simulations for block- and chip-level verification.
Top Skills:
AmsCadence VirtuosoCmosEdaFinfetMatlabPythonSystemverilogVerilog
Artificial Intelligence • Automotive • Semiconductor
SoC-level design verification engineer responsible for developing and maintaining UVM testbenches and verification environments, creating test plans and strategies, writing tests to meet coverage goals, debugging failures, and collaborating with designers to resolve issues.
Top Skills:
ArmCC++CxlEthernetLinuxPciePerlPythonSocSystemverilogUvmVerilog
Professional Services • Transportation • Consulting • Industrial
Lead Florida drainage discipline, manage/design stormwater and hydraulic systems, oversee permitting and quality control, mentor staff, coordinate with roadway designers, and drive business development for FDOT and municipal clients.
Top Skills:
Autocad Civil 3DGisHec-RasHy-8ExcelMicrostationOpenroadsOrd-SudaSmsSrh-2DStormwise (Icpr)
Other
Lead mechanical engineer responsible for MEP design from concept through construction, overseeing HVAC systems (chilled/hot/condenser water, steam, fuel oil, ductwork, controls), managing scope, budgets, and schedules, mentoring staff, performing and reviewing calculations and design documents, ensuring code compliance, coordinating multidisciplinary teams, and serving as primary client contact.
Top Skills:
Arc Flash Analysis SoftwareBluebeamEnergy Modeling SoftwareHvac Load Calculation SoftwareMS OfficeRevit
Other
Support design and delivery of mechanical (MEP) systems—primarily HVAC—by preparing drawings, calculations, specifications, and construction documents; coordinate with multidisciplinary teams, perform site visits, assist with submittals/RFIs, and support projects through design and construction phases.
Top Skills:
AutocadBluebeamEnergy ModelingHvac Load Calculation ToolsMS OfficeRevit
Artificial Intelligence • Cloud • Information Technology • Software
Lead cross-functional teams to define and enhance Design for Manufacturability (DFM) and DTCO methodologies for advanced logic technologies. Analyze silicon yield, refine yield tools/flows, develop rules to avoid layout marginalities, support inline yield detection and optimization, and drive scribe line and test-chip design improvements to accelerate high-volume manufacturing ramps.
Top Skills:
Backside Power DeliveryCadCoding/ScriptingDevice PhysicsDfmDrcDtcoDtpFinfetGaa FetOpcPhysical DesignProcess IntegrationRetScribe Line LayoutSramStandard CellsTest Chip DesignWaiver ManagementYield Analysis
Artificial Intelligence • Cloud • Information Technology • Software
Support installation, maintenance, and automation of design and compute environments for Intel PDKs and EDA tools. Troubleshoot designer issues to TapeOut, integrate new tools and workflows, collaborate with PDK, flow, product, and compute teams, provide training/documentation, and interact with EDA vendors to ensure required features and quality.
Top Skills:
Back-End Eda ToolsBashEda ToolsFront-End Eda ToolsIntel PdkIonLinuxNetbatchPdk Flows (Cheetah)PerlPythonTclTcshVerilogVhdl
Let Your Resume Do The Work
Upload your resume to be matched with jobs you're a great fit for.
Success! We'll use this to further personalize your experience.
Top Companies Hiring Design Engineers
See AllPopular Job Searches
All Software Engineer Jobs
.NET Developer Jobs
Aerospace Thermal Engineering Jobs
AI Engineer Jobs
Android Developer Jobs
Automation Engineer Jobs
Backend Developer Jobs
Blockchain Developer Jobs
C# Jobs
C++ Jobs
Cloud Architect Jobs
Cloud Engineer Jobs
Design Engineer Jobs
DevOps Engineer Jobs
Director Of Engineering Jobs
Electrical Engineering Jobs
Embedded Software Engineer Jobs
Engineering Jobs
Engineering Manager Jobs
Environmental Engineering Jobs
Field Engineer Jobs
Front End Developer Jobs
Full Stack Developer Jobs
Game Developer Jobs
Golang Jobs
Hardware Engineer Jobs
Industrial Engineering Jobs
iOS Developer Jobs
Java Developer Jobs
Javascript Developer Jobs
Linux Jobs
Manufacturing Engineer Jobs
Mechanical Engineering Jobs
Network Engineer Jobs
PHP Developer Jobs
Process Engineer Jobs
Project Engineer Jobs
Prompt Engineering Jobs
Python Jobs
QA Jobs
Robotics Engineer Jobs
Ruby on Rails Jobs
Salesforce Administrator Jobs
Salesforce Developer Jobs
Scala Jobs
Sharepoint Developer Jobs
Site Reliability Engineer Jobs
Software Engineering Manager Jobs
Solutions Architect Jobs
SQL Developer Jobs
Structural Engineer Jobs
System Engineer Jobs
Test Engineer Jobs
Web Developer Jobs
All Filters
Total selected ()
No Results
No Results











