Top Design Engineer Jobs

12 Days AgoSaved
In-Office
El Segundo, CA, USA
158K-219K Annually
Senior level
158K-219K Annually
Senior level
Pharmaceutical • Automation
The Senior Electrical Engineer will design and develop PCBs for nuclear reactor control systems, focusing on mixed-signal design, signal integrity, and system integration.
Top Skills: AltiumCadence
12 Days AgoSaved
In-Office
2 Locations
98K-150K Annually
Mid level
98K-150K Annually
Mid level
Aerospace
The Systems Engineer will develop hardware requirements, coordinate testing, and support design assurance for lunar transport systems, contributing to safe human spaceflight.
Top Skills: ConfluenceCreoJamaJIRAMatlabSharepointSimulinkWindchill
12 Days AgoSaved
In-Office
City of Palm Coast, FL, USA
Senior level
Senior level
Aerospace
The Mechanical Engineer will design and analyze tooling and equipment for rocket hardware, manage projects, and collaborate with teams to ensure quality and efficiency in production.
Top Skills: Ansys WorkbenchCadCreoFemapNastranNxTeamcenterWindchill
Reposted 12 Days AgoSaved
In-Office
Danvers, MA, USA
122K-213K Annually
Senior level
122K-213K Annually
Senior level
Healthtech • Biotech • Pharmaceutical • Manufacturing
The Senior Principal Quality Engineer leads design quality strategies for complex electro-mechanical medical devices, integrating risk management and design controls while enhancing product reliability and compliance throughout the development lifecycle.
Top Skills: Advanced Statistical MethodsFmeaIec 60601Iec 62366Iso 13485Iso 14971
Reposted 12 Days AgoSaved
In-Office
Auburn Hills, MI, USA
3-8 Annually
Mid level
3-8 Annually
Mid level
Automotive
The Design Release Engineer leads the design and development of exhaust manifolds, managing the product lifecycle from concept to production while ensuring quality and compliance with standards.
Top Skills: 3D Cad ProgramsCad ModelingDfmeaDvp&RFeaSiemens Nx
12 Days AgoSaved
In-Office
3 Locations
174K-285K Annually
Senior level
174K-285K Annually
Senior level
Artificial Intelligence • Cloud • Information Technology • Software
The Design Technology Tool Enablement Engineer develops and tests software tools for semiconductor design, collaborating with teams to enhance processes and solve complex design challenges.
Top Skills: Cadence VirtuosoCalibreEda ToolsIcvLinuxPegasusPerlPythonSynopsys Custom DesignerTclUnix
12 Days AgoSaved
Remote
United States
Senior level
Senior level
Aerospace
The Senior Engineer will lead structural design efforts in the development of advanced aircraft, manage compliance with regulations, oversee multi-disciplinary trade studies, and mentor junior engineers.
Top Skills: 3Dx3Dx PlmCatia V5Dassault Composites WorkbenchEnoviaV6
Reposted 12 Days AgoSaved
In-Office
Cambridge, MA, USA
75K-275K Annually
Senior level
75K-275K Annually
Senior level
Aerospace • Information Technology • Software • Biotech • Cybersecurity • Quantum Computing • Defense
The MEMS Design & Analysis Engineer develops microsystems integrating sensors, actuators, and optics, creating innovative solutions to complex problems.
Top Skills: AnsysComsolMatlabMems DesignMems FabricationModelingSimulationStatistical Process Control
Reposted 12 Days AgoSaved
In-Office
Rockville, MD, USA
94K-187K Annually
Mid level
94K-187K Annually
Mid level
Greentech • Energy
The Test Engineer is responsible for planning, developing, and executing test activities for reactor technologies, coordinating with engineers, overseeing test lifecycle, and documenting results.
Top Skills: Electrical EngineeringMechanical EngineeringNuclear Engineering
Reposted 12 Days AgoSaved
In-Office
Santa Clara, CA, USA
160K-180K Annually
Senior level
160K-180K Annually
Senior level
Artificial Intelligence • Information Technology • Consulting
Develop and maintain UVM-based verification environments for SoC designs, including writing SystemVerilog assertions, debugging, and collaborating on verification plans.
Top Skills: C/C++Cadence XceliumEda Tools (E.G.Mentor Questa)Synopsys VcsSystemverilogUvm-Based Verification
Reposted 12 Days AgoSaved
In-Office
Austin, TX, USA
153K-265K Annually
Senior level
153K-265K Annually
Senior level
Semiconductor • Manufacturing
The role involves the functional verification of CPU cores, developing verification strategies, and automating regression workflows, requiring 8+ years of experience in design verification.
Top Skills: ArmMipsPerlPythonRisc-VShellSystemverilogUvm
Reposted 12 Days AgoSaved
In-Office
San Jose, CA, USA
Senior level
Senior level
Artificial Intelligence • Information Technology • Software • Database • Generative AI
The Senior ASIC Design Verification Engineer leads verification planning and execution for AI chip designs, collaborates with cross-functional teams, and innovates verification methodologies.
Top Skills: CC++SystemverilogUvmVerilog
New

Track Smarter, Apply Better.

Ditch the spreadsheets. Organize your job search with our freeApplication Tracker.

Use For Free
Application Tracker Preview
Reposted 12 Days AgoSaved
In-Office
Oklahoma City, OK, USA
Senior level
Senior level
Design
Lead technical team in engineering designs for highway projects, ensuring adherence to schedules, budgets, and quality standards while mentoring junior staff.
Top Skills: Cad SoftwareEngineering PrinciplesTechnical Drawing Tools
Reposted 12 Days AgoSaved
In-Office
2 Locations
Mid level
Mid level
Design
Responsible for traffic operations project plans, designs, and studies including signal designs, cost estimates, and project reporting. Works collaboratively on the development and execution of engineering solutions.
Top Skills: AutocadBentley Openroads DesignerHcsMicrosoft Office SuiteSynchro
Reposted 12 Days AgoSaved
In-Office
Bedford, MA, USA
102K-164K Annually
Senior level
102K-164K Annually
Senior level
Healthtech • Telehealth
The Software Design Quality Engineer assesses software designs, ensures compliance with regulatory standards, conducts root cause analyses, and manages software quality documentation throughout the lifecycle.
Top Skills: AgileCC#C++Iec 62304Iso 14971Safe
Reposted 12 Days AgoSaved
Hybrid
2 Locations
Mid level
Mid level
Cloud • Internet of Things • Security • Software
The SoC/ASIC Design Verification Engineer will verify silicon design in security-sensitive settings, engage with customers, and develop verification collateral for secure silicon.
Top Skills: PythonSystemverilogUvm
Reposted 12 Days AgoSaved
In-Office
San Jose, CA, USA
125K-150K Annually
Junior
125K-150K Annually
Junior
Artificial Intelligence • Hardware • Internet of Things • Robotics
The role involves troubleshooting, design of single-board computers, customer requirement translation, and collaboration with various engineering teams while ensuring compliance and quality standards.
Top Skills: Allegro ViewersDc-Dc Converter ArchitectureHigh-Speed DesignMS OfficeOrcad Schematic CaptureProduct Life Management ToolsRisc Microprocessor Design
Reposted 12 Days AgoSaved
In-Office
Southington, CT, USA
Senior level
Senior level
Healthtech • Software
The Senior Engineer manages product life cycles post-launch, analyzing changes, ensuring regulatory compliance, providing technical support, and mentoring junior engineers.
Top Skills: Biomedical EngineeringMechanical Engineering
Reposted 12 Days AgoSaved
In-Office
Santa Clara, CA, USA
136K-265K Annually
Senior level
136K-265K Annually
Senior level
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
Verify digital design, golden models and micro-architecture of SerDes IPs using UVM/VMM and SystemVerilog. Build BFMs, monitors, checkers and scoreboards, define verification scope and infrastructure, write test plans, execute coverage-driven and assertion-based verification, and collaborate with architects, designers and pre/post-silicon teams to ensure product-quality delivery on compressed schedules.
Top Skills: Assertion-Based VerificationCC++Functional CoveragePci ExpressPerlPythonSataSerdesSystemverilogUsbUvmVmm
Reposted 12 Days AgoSaved
In-Office
Santa Clara, CA, USA
192K-305K Annually
Expert/Leader
192K-305K Annually
Expert/Leader
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
The PCB Design Layout Engineer will focus on high-speed PCB layout and design, ensuring compliance with various manufacturing and regulatory standards while collaborating with product design teams.
Top Skills: AllegroCadence Pcb Design ToolsCapture
Reposted 12 Days AgoSaved
In-Office
Santa Clara, CA, USA
168K-322K Annually
Senior level
168K-322K Annually
Senior level
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
The engineer will perform high-speed PCB layouts, ensuring compliance with design standards, and manage design releases and documentation.
Top Skills: Cadence AllegroMentor Graphics
Reposted 12 Days AgoSaved
In-Office
Santa Clara, CA, USA
116K-219K Annually
Internship
116K-219K Annually
Internship
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
The ASIC Timing Engineer will conduct timing analysis and drive physical design for NVIDIA's GPUs, CPUs, and SoCs, collaborating with cross-functional teams.
Top Skills: AIEda ToolsProgramming LanguagesTiming And Static Timing Analysis (Sta)
Reposted 12 Days AgoSaved
In-Office
2 Locations
136K-219K Annually
Mid level
136K-219K Annually
Mid level
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
Develop and maintain system-level SOC design methodology and top-level assembly tools in C++. Build APIs, libraries, and command-line tools; create automated test/CI infrastructure; identify and fix assembly inefficiencies; collaborate across teams to standardize workflows; support RTL integration and deliver high-quality automation and documentation for SOC assembly.
Top Skills: Build SystemsC++CiEda Tools/FlowsPerlPlace And RoutePythonRtlSynthesisUnit/Regression Testing
Reposted 12 Days AgoSaved
In-Office
Austin, TX, USA
168K-265K Annually
Senior level
168K-265K Annually
Senior level
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
Develop optimization engines for VLSI physical design at NVIDIA, focusing on algorithms in C++ for timing optimization, with significant hardware and software collaboration.
Top Skills: C++Icc2InnovusPerlPrimetimePythonStarrcTclTempus
Reposted 12 Days AgoSaved
In-Office
Star, TX, USA
Junior
Junior
Aerospace • Other
The Design Criteria Engineer will improve vehicle design, facilitate cross-disciplinary problem-solving, and provide peer reviews of hardware designs.
Top Skills: ExcelFemapMatlabPythonSiemens NxVisual Basic
All Filters
JobType
New Jobs
Job Category
Experience
Industry
Company Name
Company Size

Sign up now Access later

Create Free Account