Get the job you really want.

Top Design Engineer Jobs

Yesterday
Acton, MA, USA
3,257 Employees
100K-150K Annually
Senior level
3,257 Employees
100K-150K Annually
Senior level
Healthtech • Pharmaceutical • Manufacturing
The Staff Design Quality Assurance Engineer leads quality assurance and quality engineering activities in product development, ensuring compliance with medical device regulations. Responsibilities include overseeing quality assurance programs, reviewing documents, supporting risk management, collaborating with various teams, and generating regulatory documentation.
Yesterday
Grand Rapids, MI, USA
2,544 Employees
90K-120K Annually
Senior level
2,544 Employees
90K-120K Annually
Senior level
Industrial • Manufacturing
The Solution Design Project Engineer will lead design teams to create large-scale material handling solutions, manage MHE projects, and collaborate with stakeholders. Responsibilities include developing system concepts, generating proposal drawings, managing project engineering efforts, and ensuring compliance with project processes.
23 Days Ago
Los Angeles, CA, USA
104 Employees
135K-200K Annually
Senior level
104 Employees
135K-200K Annually
Senior level
Software
The Senior FPGA Design Engineer is responsible for developing novel signal processing algorithms for MIMO wireless networking products and will participate in all stages of the research and development process. This role includes digital design, RTL coding, FPGA synthesis, hardware verification, and collaboration with engineering teams.
23 Days Ago
Los Angeles, CA, USA
104 Employees
130K-190K Annually
Senior level
104 Employees
130K-190K Annually
Senior level
Software
The Senior RF Design Engineer will design and develop RF subsystems for Silvus’ StreamCaster products, including discrete circuitry and RFICs. Responsibilities include schematic capture, PCB layout, RF performance testing, ensuring EMI compliance, and troubleshooting production issues.
23 Days Ago
Los Angeles, CA, USA
104 Employees
160K-220K Annually
Senior level
104 Employees
160K-220K Annually
Senior level
Software
The Principal RF Design Engineer will design and develop the RF subsystem for the StreamCaster MANET product line. Responsibilities include RF front end architecture design, PCB layout, performance characterization, and troubleshooting. The role requires collaboration with a multidisciplinary team and ensures compliance with EMI regulations.
24 Days Ago
Palo Alto, CA, USA
265 Employees
180K-240K Annually
Senior level
265 Employees
180K-240K Annually
Senior level
Hardware • Manufacturing
The Staff Hardware Design Engineer at PsiQuantum will own hardware designs for a quantum computer system, collaborating with cross-functional teams. Responsibilities include designing circuitry for high-speed data links, ensuring signal integrity, creating test setups, optimizing and debugging electronic components, and maintaining thorough documentation of hardware designs.
2 Days Ago
Allentown, PA, USA
13,393 Employees
Senior level
13,393 Employees
Senior level
Hardware • Semiconductor
As a Principal Engineer-Design at Microchip, you will lead the development of PCIe Switch products, responsible for defining verification plans, utilizing advanced verification techniques, simulating designs, and supporting emulation and ASIC lab validation.
2 Days Ago
Eden Prairie, MN, USA
336 Employees
Senior level
336 Employees
Senior level
Healthtech
The Senior Design Assurance Engineer leads quality engineering for new medical device products, ensuring compliance with quality standards and effective risk management. Responsibilities include strategic quality planning, collaboration with cross-functional teams, mentoring product development teams, and conducting failure investigations. They also serve as a subject matter expert during audits and drive improvements in quality systems.

Featured Jobs

24 Days Ago
San Jose, CA, USA
100 Employees
Senior level
100 Employees
Senior level
Semiconductor
The PHY Design Engineer will design low-power communication systems and develop micro-architecture and SystemVerilog RTL. Responsibilities include collaborating on product specifications, design verification, identifying bottlenecks, and providing guidance to teams on physical design and timing closure.
24 Days Ago
San Jose, CA, USA
100 Employees
Senior level
100 Employees
Senior level
Semiconductor
As a PHY Design Engineer/Lead, you will be responsible for developing low-power WiFi and BT/BLE micro-architecture and RTL design. You will work on digital signal processing engines, analyze design bottlenecks, and collaborate with verification teams on test plans and design tools.
24 Days Ago
Fremont, CA, USA
367 Employees
116K-234K Annually
Senior level
367 Employees
116K-234K Annually
Senior level
Biotech
The Digital IC Design Engineer will be responsible for creating micro-architecture and RTL implementation of digital systems focused on low-power DSPs and hardware accelerators for brain-computer interfaces. Responsibilities include design optimization, collaboration on silicon tests, and balancing power/performance while working with firmware engineers.
2 Days Ago
Austin, TX, USA
630 Employees
125K-195K Annually
Mid level
630 Employees
125K-195K Annually
Mid level
Semiconductor • Manufacturing
The Senior Design Verification Engineer will lead verification efforts for CPU designs, collaborating with designers and architects. Responsibilities include developing functional test plans, writing directed tests in C and SystemVerilog, analyzing coverage, and enhancing the verification environment utilizing various verification tools and methodologies.
2 Days Ago
Roseville, CA, USA
13,393 Employees
88K-232K Annually
Mid level
13,393 Employees
88K-232K Annually
Mid level
Hardware • Semiconductor
The Technical Staff Engineer will work on the design of System on Chip (SoC) products, supporting data center solutions in a rapidly evolving technology space. Responsibilities include developing innovative products for big data storage and AI/ML applications while collaborating with a diverse team to drive industry technology leadership.
2 Days Ago
Cheyenne Mountain, CO, USA
13,393 Employees
86K-186K Annually
Senior level
13,393 Employees
86K-186K Annually
Senior level
Hardware • Semiconductor
The Principal Engineer - Design will design complex digital integrated circuits, define feature sets, support emulation and ASIC validation, and collaborate with design teams to resolve technical issues. This role requires strong communication skills and understanding of storage protocols.
2 Days Ago
Santa Clara, CA, USA
21,960 Employees
Senior level
21,960 Employees
Senior level
Artificial Intelligence • Hardware • Robotics • Software • Metaverse
The Senior Physical Design Methodology Engineer will develop physical design methodologies for graphics processors and SoCs, focusing on unique solutions for complex design challenges. Responsibilities include participating in PPA experiments, automation for design analysis, and employing various design techniques such as floor planning and power distribution.
2 Days Ago
Santa Clara, CA, USA
21,960 Employees
Senior level
21,960 Employees
Senior level
Artificial Intelligence • Hardware • Robotics • Software • Metaverse
The role involves developing innovative physical design methodologies for GPU, CPU, and SOCs, focusing on optimizing power, performance, and area (PPA). The engineer will work on advanced design flows, chip assembly, and collaborate with partners to improve methodology for high-performance designs.
2 Days Ago
Home, KS, USA
13,393 Employees
Senior level
13,393 Employees
Senior level
Hardware • Semiconductor
The Technical Staff Engineer is responsible for verifying ASIC implementations and conducting ASIC Design Audits. They will participate in RTL implementation, support post-layout timing closure, verify timing constraints, and perform Static Timing Analysis using industry-standard tools. The role requires collaboration with the design team and involves using tools like Genus and Tempus for effective implementation.
2 Days Ago
Roseville, CA, USA
13,393 Employees
70K-163K Annually
Senior level
13,393 Employees
70K-163K Annually
Senior level
Hardware • Semiconductor
The Principal Engineer - Design will be responsible for designing complex digital integrated circuits, supporting validation and emulation, communicating with teams for issue resolution, and defining design features. They will work on ASIC design flows and utilize design and verification tools, as well as manage low power methodology.
2 Days Ago
Santa Clara, CA, USA
21,960 Employees
Senior level
21,960 Employees
Senior level
Artificial Intelligence • Hardware • Robotics • Software • Metaverse
As a Senior Applied LLM Engineer at NVIDIA, you will develop and optimize AI algorithms for chip design, design LLM-powered solutions, and leverage advanced machine learning technologies. Collaborating with a dynamic team, you will contribute to innovative AI applications and maintain high engineering standards.
2 Days Ago
Santa Clara, CA, USA
21,960 Employees
Senior level
21,960 Employees
Senior level
Artificial Intelligence • Hardware • Robotics • Software • Metaverse
As a Senior DFD Architect, you will develop silicon debug capabilities for GPUs, collaborating with multiple teams to enhance debug features. Your responsibilities include identifying inefficiencies, mentoring junior engineers, and verifying DFD hardware. You will leverage your experience in computer architecture and RTL development.
2 Days Ago
Santa Clara, CA, USA
21,960 Employees
Senior level
21,960 Employees
Senior level
Artificial Intelligence • Hardware • Robotics • Software • Metaverse
As a Senior C++ Software Engineer at NVIDIA, you will develop and support infrastructure tools for chip design verification and optimization. Your role involves crafting efficient software to streamline workflows for design teams, enhancing CAD tools with AI, and collaborating with engineers globally.
2 Days Ago
Santa Clara, CA, USA
21,960 Employees
Senior level
21,960 Employees
Senior level
Artificial Intelligence • Hardware • Robotics • Software • Metaverse
Develop and enhance C++ based software tools for RTL design productivity and quality. Collaborate with customers to improve chip design processes and refine CI/CD flows. Research software solutions for efficiency across architecture, hardware, and software teams.
2 Days Ago
Santa Clara, CA, USA
21,960 Employees
Senior level
21,960 Employees
Senior level
Artificial Intelligence • Hardware • Robotics • Software • Metaverse
As a Senior Physical Design Methodology Engineer at NVIDIA, you will develop methodologies for implementing graphics processors and SOCs. Key responsibilities include addressing complex physical design challenges, developing flows for chip design, and ensuring effective power and clock distribution.
2 Days Ago
Santa Clara, CA, USA
21,960 Employees
Senior level
21,960 Employees
Senior level
Artificial Intelligence • Hardware • Robotics • Software • Metaverse
The Senior Mixed-Signal Design Verification Engineer will verify design and implementation of SoCs and GPUs, focusing on mixed-signal CMOS circuit design, developing verification infrastructure, and ensuring design correctness. Collaboration with multi-functional teams is essential.
2 Days Ago
Santa Clara, CA, USA
21,960 Employees
Senior level
21,960 Employees
Senior level
Artificial Intelligence • Hardware • Robotics • Software • Metaverse
As a Senior Digital Design Verification Engineer, you'll verify the design and implementation of innovative SerDes IPs using advanced methodologies. Responsibilities include building functional models, defining verification scope, developing infrastructure, writing test plans, and collaborating with architects and verification teams to ensure design correctness.
All Filters
Date Posted
Job Category
Experience
Industry
Company Name
Company Size