Top Design Engineer Jobs

7 Days AgoSaved
In-Office
Austin, TX, USA
Senior level
Senior level
3D Printing
Design and optimize high-performance 12V–80V switching power MOSFETs across full product lifecycle. Use TCAD simulations, develop device structures and process flows, collaborate with fab/process engineers and IC teams, create test/characterization methods, execute layouts, and support product yield and reliability.
Top Skills: CaeEdaMosfetPcbTcad
7 Days AgoSaved
In-Office
Mendota Heights, MN, USA
110K-176K Annually
Senior level
110K-176K Annually
Senior level
Software • Semiconductor • Manufacturing
Design and verify memory compilers and custom memory macros (SRAM, register-files, ROM). Perform transistor-level design and simulation, layout extraction, post-layout verification, floorplanning and physical integration, characterization and automation, silicon test plan definition, and silicon debug. Document specifications and models.
Top Skills: Characterization AutomationDftEm/Ir AnalysisLayout ExtractionMemory CompilersPost-Layout SimulationPythonRegister-FileRomSilicon TestingSramTransistor-Level Simulators
7 Days AgoSaved
In-Office
Portsmouth, NH, USA
Mid level
Mid level
Hardware • Defense • Manufacturing
Design mechanical components, assemblies, and electro-mechanical systems using SolidWorks. Create drawings (GD&T), BOMs, perform structural/thermal analyses, prototype and test, apply DFM, collaborate with suppliers and cross-functional teams, and support sustaining engineering.
Top Skills: 3D Cad3D PrintingExcelGd&TMatlabPdmSolidworks
7 Days AgoSaved
In-Office
Santa Clara, CA, USA
232K-368K Annually
Senior level
232K-368K Annually
Senior level
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
Lead end-to-end photonic IC (PIC) product delivery from architecture through tapeout and silicon validation. Drive cross-functional execution, schedule and milestone management, and PIC architecture for high-speed/DWDM transceivers. Improve Cadence-based design methodology and automation, and mentor a team of photonics designers.
Top Skills: Ansys LumericalCadenceEmeFdeFdtdGdsMatlabPcellPythonSkillVerilog-AVirtuosoZemax
Reposted 12 Days AgoSaved
In-Office
Minneapolis, MN, USA
15-15 Annually
Expert/Leader
15-15 Annually
Expert/Leader
Artificial Intelligence • Hardware • Information Technology • Machine Learning
The Principal Engineer leads ASIC physical design, focusing on full-chip and block-level implementation, timing closure, low-power design, and ensures successful tape-out across advanced technology nodes.
Top Skills: Asic Physical DesignCadenceCalibreCpfPerlPythonSynopsysTclUpf
Reposted 7 Days AgoSaved
In-Office
2 Locations
143K-304K Annually
Senior level
143K-304K Annually
Senior level
Software • Quantum Computing • Metaverse • Infrastructure as a Service (IaaS)
Lead physical design across block, sub-chip, and full-chip levels, drive PD flow development and automation, evaluate tech nodes/IP/EDA tools, and perform floorplanning, synthesis, placement, CTS, routing, STA, physical verification, formal equivalency, power/IR-drop/EM analysis, and tapeout support.
Top Skills: AsicClock Tree Synthesis (Cts)Eda ToolsElectromigration (Em) AnalysisFloorplanningFormal EquivalenceIp SelectionIr-Drop AnalysisPhysical DesignPhysical VerificationPlacementPower OptimizationRoutingSocStatic Timing Analysis (Sta)SynthesisTapeoutTechnology Nodes
7 Days AgoSaved
In-Office
San Jose, CA, USA
180K-350K Annually
Senior level
180K-350K Annually
Senior level
Artificial Intelligence • Semiconductor
Own and drive product experience across CLI, web, IDE, desktop, and agent-native interfaces. Translate complex chip design and verification workflows into clear product interactions, define AI-agent interaction models, prototype and ship interfaces, work with customers and engineers, and maintain high quality across the engineering team.
Top Skills: Agentic AiAi AgentsCliCommand-Line InterfacesCopilotsDesktop ApplicationsDeveloper ToolsEda ToolingIde IntegrationsWeb
7 Days AgoSaved
Remote
United States
180K-240K Annually
Senior level
180K-240K Annually
Senior level
Artificial Intelligence
Design and build developer-facing product surfaces end-to-end: create high-fidelity UX and visual designs, prototype quickly, implement production interfaces in React and TypeScript, steward the design system, and collaborate cross-functionally to ship polished, AI-native experiences.
Top Skills: Ai AgentsAi-Assisted Design ToolsDesign SystemsFigmaReactTypescript
7 Days AgoSaved
In-Office
Kennesaw, GA, USA
72-90
Expert/Leader
72-90
Expert/Leader
Aerospace • Professional Services • Defense • Manufacturing
Lead technical vision and execution for aerospace projects, drive R&D, establish industry standards, mentor engineering leaders, oversee technical deliverables, and produce/review 3-D models, 2-D drawings, and GD&T documentation.
Top Skills: 2D Drawings3D Model-Based DefinitionCadGd&TSolidworks
7 Days AgoSaved
Remote
USA
157K-202K Annually
Senior level
157K-202K Annually
Senior level
Social Media
Own and evolve Buffer's front-end design system and component library for marketing pages. Build performant, accessible, animated React/TypeScript experiences on buffer.com, collaborate with designers and marketers, audit and improve performance and accessibility, and mentor peers on front-end architecture and standards.
Top Skills: Base UiCss AnimationsCss ModulesExpressFramer MotionNext.JsRadix UiReactRechartsTypescript
Reposted 7 Days AgoSaved
In-Office
Mounds View, MN, USA
108K-162K Annually
Senior level
108K-162K Annually
Senior level
Healthtech
Design and deliver analog and mixed-signal integrated circuits for implantable cardiac devices. Responsibilities include specification, schematic and layout creation, simulation and verification (Spectre/ADE), parasitic extraction, lab characterization and automation (LabView/Python), testability integration, design reviews, and mentoring junior engineers through the full development lifecycle to production.
Top Skills: AdeAdeCadence (SpectreCadence Eda Analog And Mixed-Signal ToolsCadence Layout ToolsCadence Layout)LabviewParasitic ExtractionPythonSpectre
7 Days AgoSaved
In-Office
Mounds View, MN, USA
140K-210K Annually
Senior level
140K-210K Annually
Senior level
Healthtech
Lead analog and mixed-signal IC design for next-generation implantable cardiac devices. Specify and implement circuits, run Cadence/Spectre/ADE simulations, direct layout and parasitic extraction, develop testbenches, automate characterization with LabView/Python, and shepherd designs from concept through production while coaching teammates and collaborating cross-functionally.
Top Skills: AdeCadence EdaCadence LayoutLabviewPythonSpectre
New

Track Smarter, Apply Better.

Ditch the spreadsheets. Organize your job search with our freeApplication Tracker.

Use For Free
Application Tracker Preview
Reposted 7 Days AgoSaved
In-Office
14 Locations
Mid level
Mid level
eCommerce • Sales
The Regional Design Engineer will manage athletic facility design using AutoCAD, prepare civil plans, conduct water design calculations, and support sales teams.
Top Skills: Autocad Civil 3DHydra Flow HydrographHydro Cad
7 Days AgoSaved
In-Office
Hampton, VA, USA
85K-120K Annually
Mid level
85K-120K Annually
Mid level
Aerospace • Information Technology • Professional Services • Analytics
Design, develop, integrate, and test electronic circuits and harnessing for flight missions. Use Altium and PSPICE for schematic and simulation work, collaborate with multidisciplinary teams and vendors, perform PCB fabrication and board population, conduct functional testing and troubleshooting, and prepare BOMs, schematics, and test procedures to support manufacturing and delivery.
Top Skills: Altium DesignerBoard PopulationDacsEmi/EmcExcelFpgaHigh Speed DigitalLogic AnalyzerMicrosoft WordMixed SignalOscilloscopePcb FabricationPowerPointPspiceSignal IntegritySpectrum Analyzer
7 Days AgoSaved
In-Office
Wilmington, MA, USA
157K-227K Annually
Senior level
157K-227K Annually
Senior level
Artificial Intelligence • Hardware • Automation • Manufacturing
Lead mixed-signal IC architecture and design for high-speed wireline systems, including transmitters/receivers, DFE, CDR, VCO/PLL, and digitally-assisted analog/data-converter designs. Collaborate across teams to integrate chiplet-based solutions, mentor junior engineers, present results to stakeholders, and drive reliable, high-performance product development in advanced CMOS/FinFET processes.
Top Skills: 28Nm Planar Cmos5Nm)BipolarCdr (Clock And Data Recovery)ChipletsCmosData ConvertersDfe (Decision Feedback Equalizer)Digitally-Assisted High-Speed Analog DesignFinfet (16NmHigh-Speed Digital CircuitsPllRadarRfSw-Defined Cmos CommunicationsVcoWireline Equalization (Analog And Digital)Wireline ReceiversWireline Transmitters
Reposted 7 Days AgoSaved
In-Office
Austin, TX, USA
79K-146K Annually
Entry level
79K-146K Annually
Entry level
Hardware • Software
Design and verify digital blocks for low-power wireless SoCs. Develop RTL (Verilog/SystemVerilog), verification environments, scripts/tools, and collaborate across teams for integration, bring-up, and validation. Debug design and verification issues and document technical findings.
Top Skills: AsicBluetooth Low EnergyCdc AnalysisDspFormal VerificationFpgaLintingMatlabPythonQuestaRtlSocSynthesisSystemverilogThreadVerilogWi‑FiZigbee
7 Days AgoSaved
In-Office
Austin, TX, USA
Junior
Junior
Hardware • Other • Appliances
Design and develop automated assembly cells, custom tooling, and prototypes for high-volume electronics manufacturing. Create 3D CAD models, drawings, BOMs, and perform tolerance, structural, and cycle-time analyses. Support equipment integration, commissioning, validation, and production launch while collaborating with cross-functional teams and suppliers.
Top Skills: 3D Cad3D PrintingAutomated Fastening SystemsConveyorsEoatIndustrial RobotsSensorsSolidworksVision Systems
7 Days AgoSaved
Hybrid
Albuquerque, NM, USA
Senior level
Senior level
Hardware
Design end-to-end RF/microwave components, modules, front-ends and SiPs using glass technology. Perform circuit and EM simulations, create test procedures and white papers, interface with customers and manufacturing, mentor junior engineers, and lead internal development toward production and reliable yields.
Top Skills: AdsAwrCstElectromagnetic SimulationHfssMmicProbe StationsRf Test EquipmentSemiconductor Manufacturing ProcessesSipSubstrate Integrated WaveguideWaveguide Design
Reposted 7 Days AgoSaved
In-Office
Sunnyvale, CA, USA
174K-353K Annually
Senior level
174K-353K Annually
Senior level
Artificial Intelligence • Cloud • Information Technology • Consulting
The ASIC Engineer Principal will design and implement physical layouts for large SoC from RTL to GDSII, collaborating with teams on integration, verification, and chip-level timing constraints.
Top Skills: LinuxPerlPythonTclVerilog
7 Days AgoSaved
In-Office
Cambridge, MA, USA
75K-156K Annually
Mid level
75K-156K Annually
Mid level
Aerospace • Information Technology • Software • Biotech • Cybersecurity • Quantum Computing • Defense
Design, simulate, layout, test, and support electronic hardware and PCBs for processing, sensor, and actuator systems. Translate requirements into hardware architectures, build and debug prototypes, prepare manufacturing documentation, collaborate across teams, and contribute to technical reports. Support FPGA, processor, and SoC-based designs and sustainment for multidisciplinary defense-focused programs.
Top Skills: Analog CircuitsDigital CircuitsFpgasMicrocontrollersMotorsNavigation SystemsPcbsPower DistributionProcessorsRadarSensorsSystems On Chip (Socs)
7 Days AgoSaved
In-Office
Cambridge, MA, USA
82K-220K Annually
Senior level
82K-220K Annually
Senior level
Aerospace • Information Technology • Software • Biotech • Cybersecurity • Quantum Computing • Defense
Design and deliver complex electronic hardware for embedded systems: translate requirements into architectures, create and test PCBs and prototypes, prepare manufacturing documentation, mentor junior engineers, and support proposals while collaborating across multidisciplinary teams to solve technical challenges.
Top Skills: Digital ElectronicsEmbedded ElectronicsFpgasMicrocontrollersPcb DesignPower DistributionSensor InterfacesSocs
7 Days AgoSaved
In-Office
San Jose, CA, USA
120K-160K Annually
Expert/Leader
120K-160K Annually
Expert/Leader
Big Data • Cloud • Hardware • Software
Design high-performance analog and mixed-signal IC blocks at transistor, block, and module levels. Responsibilities include architecture, simulation, optimization, layout supervision, verification, test planning, characterization, reliability and yield assessment, bench-to-test correlation, and cross-functional communication.
Top Skills: 40Nm CmosAdcAnsysCadenceCmosDacFlash AdcLdoMentorOperational AmplifiersPmicSar AdcSiemens (Eda)
7 Days AgoSaved
In-Office
San Jose, CA, USA
120K-160K Annually
Senior level
120K-160K Annually
Senior level
Big Data • Cloud • Hardware • Software
Design high-performance RF and analog IC blocks at transistor, block, and module levels. Responsibilities include architecture, simulation, optimization, layout supervision and verification, test-plan preparation, yield and reliability assessment, silicon bench evaluation, cross-functional communication, and documentation for mass-production releases.
Top Skills: AdcAnsysBlock-Level RoutingCadenceCdrCmos (40Nm And Below)DacEm/Ir MitigationEqualizersFloorplanningHigh-Speed Drivers And ReceiversLnaMentor (Mentor Graphics)MixerPower AmplifierRficSiemens EdaSoa Mitigation
7 Days AgoSaved
In-Office
3 Locations
100K-500K Annually
Senior level
100K-500K Annually
Senior level
Hardware • Manufacturing
Own end-to-end physical implementation of AI accelerator and RISC-V IP blocks from synthesis through PnR, timing closure, and GDSII signoff. Drive PPA outcomes, collaborate with RTL owners, build floorplans, power grids, pin placement and clocking strategies, and deliver LEF/DEF, timing and power models, GDS, and signoff reports for tapeouts on advanced nodes.
Top Skills: DefFusioncompilerGdsiiIcc2InnovusLecLefMulti-VtPerlPower GatingPrimetimePythonRisc-VStaTclUpfVoltage Scaling
7 Days AgoSaved
In-Office
55427, Minneapolis, MN, USA
92K-92K Annually
Senior level
92K-92K Annually
Senior level
Retail • Design • Manufacturing
Design Engineer develops production-ready retail fixture concepts using SolidWorks and other visual tools, coordinates with sales/project teams, creates detailed CAD drawings, verifies build strategies with production and vendors, maintains document control, and communicates project status while ensuring manufacturability and design-for-assembly across wood, metal, and plastic materials.
Top Skills: Adobe Creative SuiteCadSketchupSolidworks
All Filters
JobType
New Jobs
Job Category
Experience
Industry
Company Name
Company Size

Sign up now Access later

Create Free Account