Top Design Engineer Jobs

2 Months AgoSaved
In-Office
Houston, TX, USA
Senior level
Senior level
Artificial Intelligence • HR Tech • Information Technology • Consulting
Design and verify embedded hardware for A8 (or other 64-bit) microprocessors. Perform schematic capture, PCB/board layout, hardware debug, and verification testing. Requires 5+ years digital/embedded design experience. Contract role based in Houston, TX.
Top Skills: 64-Bit MicroprocessorA8 MicroprocessorBoard LayoutDebugSchematic CaptureVerification Testing
2 Months AgoSaved
In-Office
4 Locations
100K-500K Annually
Mid level
100K-500K Annually
Mid level
Hardware • Manufacturing
Design Verification Engineer responsible for verifying Tensix IP, building reusable SystemVerilog/Python testbenches and DV infrastructure, developing constrained-random and directed tests, closing coverage, debugging RTL/testbench/workload issues, and integrating CI/CD, simulation/emulation, and containerized regression systems. Collaborates with design, firmware, compiler, and architecture teams.
Top Skills: BashCi/CdContainerization (Docker)Eda ToolsEmulationFormal VerificationLinuxPythonRegression/Ci PipelinesRisc-VSimulationSystemverilogSystemverilog Assertions (Sva)
Reposted 2 Months AgoSaved
In-Office
San Jose, CA, USA
158K-170K Annually
Senior level
158K-170K Annually
Senior level
Information Technology • Semiconductor • Industrial
The Staff Engineer will design high-speed interfaces for NVME or Chiplet storage subsystems, oversee multi-functional team efforts, and mentor engineers for silicon success.
Top Skills: AsicPclePerlPythonSystemverilogVcsVerdiVerilog
Reposted 2 Months AgoSaved
In-Office
Raleigh, NC, USA
93K-130K Annually
Senior level
93K-130K Annually
Senior level
Professional Services • Consulting • Automation • Manufacturing
Design and develop low-voltage (≤480VAC) PLC control panels, MCCs, and VFD panels. Produce PLC I/O schematics, panel layouts, BOMs, three-line motor diagrams, cable schedules, and construction scopes. Coordinate with clients, contractors, and multidisciplinary teams, support field start-ups and I/O checks, mentor junior engineers, and ensure compliance with NEC, NFPA, and company safety standards.
Top Skills: Ac Motor DrivesAutocadDc Motor DrivesIndustrial Control NetworksMccNecNfpaP&IdPlcPlc I/OUl508AVfd
Reposted 2 Months AgoSaved
In-Office
Kohler, WI, USA
83K-105K Annually
Mid level
83K-105K Annually
Mid level
Energy • Renewable Energy
The Switchgear Design Project Engineer creates and maintains technical drawings for switchgear systems, collaborates with engineers, and ensures compliance with industry standards while troubleshooting design issues.
Top Skills: AutocadCadCreoPromiseSee Electrical
Reposted 2 Months AgoSaved
In-Office
Redmond, WA, USA
Mid level
Mid level
Information Technology • Internet of Things • Software • Consulting
The Design Verification Engineer will conduct design verification for consumer devices, create automated tests, execute test plans, identify design risks, and communicate project updates.
Top Skills: C++LuaTeam Foundation Server (Tfs)
New

Track Smarter, Apply Better.

Ditch the spreadsheets. Organize your job search with our freeApplication Tracker.

Use For Free
Application Tracker Preview
Reposted 2 Months AgoSaved
In-Office
Boston, MA, USA
217K-267K Annually
Senior level
217K-267K Annually
Senior level
Artificial Intelligence • Hardware • Machine Learning • Software
Lead STA sign-off and timing closure for silicon-photonics ASICs across process nodes. Develop timing constraints, run full-chip STA, automate ECOs with Tempus/PrimeTime, collaborate with RTL/DFT/architecture teams, and document best practices for synthesis through PnR and tapeout signoff.
Top Skills: Asic StaCadenceCmosDftPerlPlace And Route (Pnr)PrimetimePythonRtlShellSilicon PhotonicsSynopsysTclTempusTiming Constraints
Reposted 2 Months AgoSaved
In-Office
Minneapolis, MN, USA
83K-163K Annually
Mid level
83K-163K Annually
Mid level
Design
Produce and modify highway design calculations, technical reports, plans and specifications. Develop conceptual and detailed designs, perform quality control, coordinate with project teams and managers, mentor junior engineers, and use CAD and office software to support project delivery.
Top Skills: AutocadMS OfficeMicrostation
Reposted 2 Months AgoSaved
In-Office
Poughkeepsie, NY, USA
83K-196K Annually
Entry level
83K-196K Annually
Entry level
Energy • Utilities
The Engineer - Electric Substation Design is responsible for managing design work and project construction for electric substations, ensuring safety and compliance with corporate procedures while working collaboratively with teams.
Top Skills: Electric SubstationsEngineeringProject Management
Reposted 2 Months AgoSaved
In-Office
San Jose, CA, USA
108K-173K Annually
Senior level
108K-173K Annually
Senior level
Software • Semiconductor • Manufacturing
The R&D Engineer will verify complex switch designs, create SystemVerilog-based environments, execute test plans, and develop ATE testing vectors and C-based diagnostic tests.
Top Skills: CSystemverilogUvm
Reposted 2 Months AgoSaved
In-Office
Mountain View, CA, USA
175K-215K Annually
Mid level
175K-215K Annually
Mid level
Automotive
Design and execute comprehensive verification plans for custom silicon, developing UVM/SystemVerilog testbenches, reference models, and stimulus. Build scalable automation in Python, integrate VIP, define coverage metrics, debug RTL/testbench/software interactions, and drive verification best practices across teams.
Top Skills: C++Constrained-Random GenerationDdr5EthernetFormal VerificationFunctional CoverageGenerative Ai/LlmsHbmNoc (Network-On-Chip)Pcie Gen5Pcie Gen6PythonRtlSva (Systemverilog Assertions)SystemverilogTestbench DevelopmentUpf (Power-Aware Verification)UvmVerification Ip (Vip)
Reposted 2 Months AgoSaved
Hybrid
Chandler, AZ, USA
Senior level
Senior level
Hardware • Software
Lead functional verification for mixed-signal ASICs including verification planning, UVM testbench development, constraint-random and directed tests, coverage and failure analysis, digital/mixed-signal modeling, gate simulations, and regression/debug infrastructure.
Top Skills: AvmGate-Level SimulationMixed-Signal ModelingOvmSystemverilogTestbench DevelopmentUvmVeraVerilogVerilog AssertionsVhdl
3 Months AgoSaved
In-Office
Los Angeles, CA, USA
150K-180K Annually
Senior level
150K-180K Annually
Senior level
Marketing Tech
Lead end-to-end mechanical design for electromechanical production systems: translate requirements into manufacturable designs, perform FEA and hand calculations, prototype and validate, create drawings/BOMs, apply DFM/DFA, and mentor junior engineers while collaborating with electrical, controls, manufacturing, and suppliers.
Top Skills: Additive ManufacturingCadCnc MachiningFeaLaser CuttingSheet Metal DesignWaterjet
All Filters
JobType
New Jobs
Job Category
Experience
Industry
Company Name
Company Size

Sign up now Access later

Create Free Account