As a Staff Analog Layout Engineer, you will take technical ownership of the physical layout and verification of complex analog and mixed-signal integrated circuits for the ATE market. You will work across both block-level and full-chip layout using advanced process technologies ranging from 65nm CMOS to 100+V BCD.
This role offers the opportunity to solve complex layout challenges, collaborate closely with analog design engineers, and influence layout strategy across projects. You will apply your expertise in matching, parasitics, reliability, and manufacturability while helping establish best practices and drive designs through successful tapeout.
Responsibilities
- Perform physical layout of analog and mixed-signal integrated circuits at both the block and full-chip level
- Develop floorplans and optimize component placement for area, performance, and power
- Perform LVS and DRC verification to ensure layout accuracy and compliance with process design rules
- Collaborate closely with design engineers to translate circuit requirements into high-quality physical layouts
- Partner with digital design, packaging, and other cross-functional teams to optimize overall chip performance
- Troubleshoot and resolve layout, verification, and manufacturability issues
Requirements
- Bachelor’s degree in Electrical Engineering or a related field
- Minimum of 8 years of professional experience in analog and mixed-signal IC layout design
- Strong understanding of analog CMOS circuits and device physics
- Solid knowledge of the IC design, qualification, and manufacturing lifecycle
- Hands-on experience with industry-standard EDA tools such as Cadence, Mentor Graphics, or Tanner
- Proficiency in LVS and DRC verification using Cadence or Mentor tools
Preferences
- Experience with high-voltage (100V+) BCD, LDMOS, and STI layout
- Experience with mixed-voltage designs involving multiple supply rails and power domains
- Experience with high-speed, multi-Gbps circuit layout
- Experience with high-accuracy and precision analog circuit layout
- Experience with high-resolution data converter layout
- Experience with BiCMOS process technologies
- Programming and scripting experience, particularly with SKILL and Calibre scripts
The anticipated annual base salary range for this position is $145,000.00 to $175,000.00. Actual compensation will be determined based on factors such as experience, skills, qualifications, education, location, and business needs.
In addition to base salary, employees may be eligible for incentive compensation and a comprehensive benefits package. This salary range represents the Company's good-faith estimate of the compensation it reasonably expects to pay for this position at the time of posting.
Skills Required
- Bachelor's degree in Electrical Engineering or a related field
- Minimum of 8 years of professional experience in analog and mixed-signal IC layout design
- Strong understanding of analog CMOS circuits and device physics
- Solid knowledge of the IC design, qualification, and manufacturing lifecycle
- Hands-on experience with industry-standard EDA tools such as Cadence, Mentor Graphics, or Tanner
- Proficiency in LVS and DRC verification using Cadence or Mentor tools
- Experience with high-voltage 100V+ BCD, LDMOS, and STI layout
- Experience with mixed-voltage designs involving multiple supply rails and power domains
- Experience with high-speed, multi-Gbps circuit layout
- Experience with high-accuracy and precision analog circuit layout
- Experience with high-resolution data converter layout
- Experience with BiCMOS process technologies
- Programming and scripting experience, particularly with SKILL and Calibre scripts
What We Do
ElevATE is a leading supplier of innovative, low power, high density components for the design of next generation Automated Test Equipment (ATE). With a proven track record of consistently delivering the highest density, lowest power solutions available, systems designed around ElevATE products have a competitive advantage in the ATE market space and are able to adapt successfully to emerging trends and challenges while providing ever increasing end user value. ElevATE offers a wide variety of solutions for the ATE market with variable levels of integration so that we can serve the unique requirements of multiple end user segments such as System on a Chip (SOC) Test, Memory Test, Test During Burn-in (TDBI), In-Circuit Test (ICT) and beyond. ElevATE was founded in June, 2012 by the former members of the Intersil ATE product line. Our founders have over 100 years of combined ATE experience while supporting roles directly related to ATE at companies like Brooktree Corp, Edge Semiconductor, Semtech, Megatest, Nextest, Maxim, and Planet ATE. This broad knowledge base and experience enables ElevATE to provide focused support that caters to the unique requirements of the ATE market.
