Software Intern

Cadence is searching for a Software Engineer to work on delay calculation and signal integrity (SI) analysis in Static Timing Analysis tool. Responsible for implementing and extending existing capabilities for circuit and interconnect delay and signal integrity analysis of large scale circuits, investigating techniques to improve correlation of delay/SI analysis to SPICE, and modeling of nanometer circuit effects in delay/SI analysis.
Position Requirements:
The candidate should have MS/PhD in EE/CS or related discipline, strong programming skills in C++, and deep familiarity with object-oriented programming methods. Prior knowledge and experience with multi-threaded programming, numerical analysis techniques, and delay calculation methods for nanometer circuits preferred.

​The hourly range for California is $31.63 to $58.75 per hour. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Please note that the hourly range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.