Senior Memory Controller RTL Design Engineer

Posted Yesterday
Be an Early Applicant
5 Locations
In-Office
120K-261K Annually
Senior level
Software • Quantum Computing • Metaverse • Infrastructure as a Service (IaaS)
The Role
Design, implement, and optimize memory controller micro-architecture in Verilog/SystemVerilog. Integrate IP into SoC, write basic tests, perform lint/CDC/low-power/timing checks, and automate tasks with scripting and AI. Collaborate cross-functionally and with IP providers to deliver high-quality, performance- and power-optimized blocks on schedule.
Summary Generated by Built In
Overview

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud Infrastructure and responsible for powering Microsoft’s “Intelligent Cloud” mission. SCHIE delivers the core infrastructure and foundational technologies for Microsoft's over 200 online businesses including Bing, MSN, Office 365, Xbox Live, Teams, OneDrive, and the Microsoft Azure platform globally with our server and data center infrastructure, security and compliance, operations, globalization, and manageability solutions. Our focus is on smart growth, high efficiency, and delivering a trusted experience to customers and partners worldwide and we are looking for passionate engineers to help achieve that mission.

The Compute Silicon & Manufacturing Engineering (CSME) organization within SCHIE is responsible for design, development, manufacturing and packaging of Microsoft's state-of-the-art computer chips, notably the Azure Cobalt. Our solutions provide sustainable strategic advantage to Microsoft and enable our customers to achieve more.

As Microsoft's cloud business continues to grow the ability to deploy new offerings and hardware infrastructure on time, in high volume with high quality and lowest cost is of paramount importance. To achieve this goal, the Compute Silicon & Manufacturing Engineering team is instrumental in defining and delivering operational measures of success for hardware manufacturing, improving the planning process, quality, delivery, scale and sustainability related to Microsoft cloud hardware. We are looking for seasoned engineers with a dedicated passion for customer focused solutions, insight and industry knowledge to envision and implement future technical solutions that will manage and optimize the Cloud infrastructure.

We are looking for a Senior Memory Controller RTL Design Engineer to join the team.


Responsibilities
  • Define and implement the micro-architectural specification in Verilog or System Verilog.
  • Refine your implementation for area, power and performance.
  • Integration of the functional IP into SoC.
  • Exercise the functionality of the block by writing basic tests.
  • Perform design quality checks such as Lint, CDC/RDC, Low Power Intent, timing QoR.
  • Automate tasks using scripting and AI for efficiency.
  • Collaborate with highly energetic cross functional team members with respect and with One Microsoft mentality to establish synergies.
  • Collaborate with IP providers.
  • Deliver high quality functional blocks on schedule and with professional integrity.
  • Challenge the status quo with your growth mindset.

Qualifications

Required/minimum qualifications

  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience
    • OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience
    • OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience
    • OR equivalent experience. 

Other Requirements

  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include but are not limited to the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter. 
  • This role will require access to information that is controlled for export under export control regulations, potentially under the U.S. International Traffic in Arms Regulations or Export Administration Regulations, the EU Dual Use Regulation, and/or other export control regulations.  As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status (e.g., under 8 U.S.C. 1324b(a)(3)) for assessment of eligibility to access the export-controlled information. To meet this legal requirement, and as a condition of employment, the successful candidate’s citizenship will be verified with a valid passport. Lawful permanent residents, refugees, and asylees may verify status using other documents, where applicable.

Preferred Qualifications:

  • 6 or more years designing and implementing novel high-performance DDR4 or DDR5 memory controllers
  • Background and understanding of Digital Design principles as part of SoC and/or IP development teams
  • Applied understanding of low power design princiles  
  • Highly Proficient in Verilog/System Verilog coding constructs.
  • Highly Proficient in high-speed design principles
  • Knowledge of front-end tools (Verilog simulators, Connectivity tools, CDC checkers, low power static checkers, linting)
  • Familiarity with Synthesis and STA tools
  • Ability to write scripts using Perl, Tcl, Python etc.
  • Experience with multi-bit error correction such as Reed-Solomon Encoding
  • Understanding of Industry standard interface protocols such as CHI, APB, AMBA

#SCHIE #CSME



Silicon Engineering IC4 - The typical base pay range for this role across the U.S. is USD $119,800 - $234,700 per year. There is a different range applicable to specific work locations, within the San Francisco Bay area and New York City metropolitan area, and the base pay range for this role in those locations is USD $160,200 - $261,000 per year.

Certain roles may be eligible for benefits and other compensation. Find additional benefits and pay information here:
https://careers.microsoft.com/us/en/us-corporate-pay


This position will be open for a minimum of 5 days, with applications accepted on an ongoing basis until the position is filled.



Microsoft is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to age, ancestry, citizenship, color, family or medical care leave, gender identity or expression, genetic information, immigration status, marital status, medical condition, national origin, physical or mental disability, political affiliation, protected veteran or military status, race, ethnicity, religion, sex (including pregnancy), sexual orientation, or any other characteristic protected by applicable local laws, regulations and ordinances. If you need assistance with religious accommodations and/or a reasonable accommodation due to a disability during the application process, read more about requesting accommodations.

Skills Required

  • Doctorate in EE/CE/CS + 1+ years OR Master's in EE/CE/CS + 4+ years OR Bachelor's in EE/CE/CS + 5+ years or equivalent experience
  • Ability to pass Microsoft Cloud Background Check and periodic security screenings
  • Provide proof of citizenship or proof of US residency or other protected status (passport or applicable documents) for export-controlled information access
  • 6+ years designing and implementing high-performance DDR4 or DDR5 memory controllers
  • Strong digital design background for SoC and IP development
  • Applied understanding of low power design principles
  • High proficiency in Verilog/SystemVerilog coding constructs
  • Familiarity with high-speed design principles
  • Familiarity with front-end tools: Verilog simulators, connectivity tools, CDC checkers, low power static checkers, linting
  • Familiarity with synthesis and static timing analysis (STA) tools
  • Ability to write automation scripts (Perl, Tcl, Python)
  • Experience with multi-bit error correction such as Reed-Solomon encoding
  • Understanding of industry-standard interface protocols (CHI, APB, AMBA)

Microsoft Compensation & Benefits Highlights

The following summarizes recurring compensation and benefits themes identified from responses generated by popular LLMs to common candidate questions about Microsoft and has not been reviewed or approved by Microsoft.

  • Fair & Transparent Compensation Pay is presented as broadly competitive overall, with clear role/level/location variation and an emphasis on using posted ranges and band information for apples-to-apples comparisons.
  • Retirement Support Retirement benefits are described as a standout, highlighted by a strong 401(k) match structure and immediate vesting, plus additional plan features for tax-advantaged saving.
  • Parental & Family Support Family-oriented benefits are portrayed as a meaningful strength, with substantial paid parental leave and added supports like back-up care and adoption/surrogacy assistance.

Microsoft Insights

Am I A Good Fit?
beta
Get Personalized Job Insights.
Our AI-powered fit analysis compares your resume with a job listing so you know if your skills & experience align.

The Company
HQ: Redmond, WA
206,870 Employees
Year Founded: 1975

What We Do

At Microsoft, our mission is to empower every person and every organization on the planet to achieve more. Our mission is grounded in both the world in which we live and the future we strive to create. Today, we live in a mobile-first, cloud-first world, and the transformation we are driving across our businesses is designed to enable Microsoft and our customers to thrive in this world.

Similar Jobs

Expedia Group Logo Expedia Group

Architect

AdTech • eCommerce • Information Technology • Travel • Generative AI
Hybrid
3 Locations
16000 Employees
146K-252K Annually

Expedia Group Logo Expedia Group

Development Engineer

AdTech • eCommerce • Information Technology • Travel • Generative AI
Hybrid
Austin, TX, USA
16000 Employees
119K-191K Annually

Collectors Logo Collectors

Director of Information Security

Consumer Web • eCommerce • Machine Learning • Software • Sports • Analytics
In-Office or Remote
2 Locations
2246 Employees
212K-312K Annually

Cox Enterprises Logo Cox Enterprises

Solutions Engineer

Artificial Intelligence • Automotive • Greentech • Information Technology • Machine Learning • Software • Cybersecurity
Remote or Hybrid
United States
50000 Employees
129K-194K Annually

Similar Companies Hiring

Legora Thumbnail
Artificial Intelligence • Legal Tech • Software
Chicago, Illinois
700 Employees
Hanover Park Thumbnail
Artificial Intelligence • Fintech • Software • Financial Services
New York, New York
42 Employees
Kepler  Thumbnail
Fintech • Software
New York, New York
6 Employees

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account