Broadcom Inc.

IP Verification Engineer

Posted 11 Days Ago

Be an Early Applicant

Electronics City, Bangalore, Karnataka

Senior level

Semiconductor

The Role

The IP Verification Engineer will define verification plans, review methodologies, develop verification environments using SystemVerilog and UVM, create testbenches and assertions for network IPs, and collaborate with design engineers to ensure design functionality. They will focus on driving process improvements and utilizing various verification methodologies.

Summary Generated by Built In

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

Key Responsibilities:

Define overall verification plans with breakdown of Functional, Formal and other Static verification techniques
Review gaps in overall verification methodology, and work on mitigation steps using new tools, and drive process improvements
Explore verification methodologies including Formal & testbench Acceleration techniques for new generations of IP cores and relevant assertion/constraint/bench ownership
Develop and maintain verification environments using SystemVerilog, UVM, and Assertion-Based Verification
Create/enhance testbenches, test cases, and assertions for network IP's
Collaborate with design engineers to ensure accurate verification of design functionality
Develop and execute verification plans, test schedules, and functional coverage models

Requirements:
- 6-12 years of experience in verification engineering, with focus on SystemVerilog, UVM, and Assertion-Based Verification
- Proficient in SystemVerilog, UVM
- Experience with assertion-based verification tools (e.g. JASPER, VC_FORMAL)

- Experience in creating test matrix and test plans for IP level verification

- Excellent debugging and problem-solving skills

- Strong communication and teamwork skills

- Possesses good systemverilog/ uvm coding ethics
- Bachelor's/Master's degree in Electrical/Computer Engineering or related field
Nice to Have:
- Experience with simulation tools (e.g., VCS, Questa)
- Familiarity with scripting languages (e.g., Python, Perl)
- Knowledge of networking protocols (e.g., IPv4/IPv6, MPLS)

Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, gender identity, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.