Technical Staff Engineer-Design Implementation

Posted 7 Days Ago
Be an Early Applicant
Chandler, AZ, USA
In-Office
Expert/Leader
Hardware • Semiconductor
The Role
Lead development and deployment of RTL-to-silicon implementation methodologies for 12nm SoCs, focusing on hierarchical execution, timing convergence, multi-die integration, synthesis, timing constraints, power analysis, and mentoring engineers to scale robust flows across teams.
Summary Generated by Built In

Are you looking for a unique opportunity to be a part of something great? Want to join a 17,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of a multi-billion dollar (with a B!) global organization? We offer all that and more at Microchip Technology Inc.

People come to work at Microchip because we help design the technology that runs the world. They stay because our culture supports their growth and stability. They are challenged and driven by an incredible array of products and solutions with unlimited career potential. Microchip’s nationally-recognized Leadership Passage Programs support career growth where we proudly enroll over a thousand people annually. We take pride in our commitment to employee development, values-based decision making, and strong sense of community, driven by our Vision, Mission, and 11 Guiding Values; we affectionately refer to it as the Aggregate System and it’s won us countless awards for diversity and workplace excellence.

Our company is built by dedicated team players who love to challenge the status quo; we did not achieve record revenue and over 30 years of quarterly profitability without a great team dedicated to empowering innovation. People like you.

Visit our careers page to see what exciting opportunities and company perks await!

Job Description:

We are seeking a senior silicon implementation engineer with deep expertise in methodology development and implementation flows for next-generation 12nm silicon, with particular focus on hierarchical SoC execution, timing convergence, and multi-die design enablement. The successful candidate will play a central role in shaping scalable RTL-to-silicon methodologies and driving robust implementation practices across complex SoC programs.

Key Responsibilities

  • Develop and deploy advanced SoC implementation flows for complex chips involving hierarchical design planning, logic synthesis, timing closure, power analysis, and low-power methodologies
  • Define top-level timing methodologies across IPs, subsystems, and full-chip integration to ensure predictable convergence to signoff targets
  • Drive design implementation methodology tailored for multi-die integration, including partition-aware RTL development, constraints strategy, and integration flows
  • Influence design partitioning decisions by evaluating their impact on implementation complexity, timing closure, power, yield, and scalability
  • Develop effective timing constraints for complex blocks and SoCs, including clock definition, exception strategy, interface budgeting
  • Mentor engineers on design implementation flows, timing closure strategies, and multi-die design best practices

Requirements/Qualifications:

  • BS or MS in Electrical Engineering or related field with 14+ years of experience in SoC implementation activities
  • Strong hands-on expertise in synthesis, timing closure, hierarchical implementation, and low-power digital design flows
  • Deep understanding of SoC timing architecture, including clocking strategy, constraint development, timing budgeting, and block-to-top convergence
  • Ability to incorporate system level timing specifications into implementation constraints needed for synthesis and timing closure
  • Good background in digital microarchitecture, and front-end to implementation handoff quality. Strong cross-functional communication skills, and demonstrated technical leadership in ambiguous environments
  • Demonstrated ability to build new process flows and scale implementation methodologies across teams. Proactively build new methodologies when existing flow do not scale.
  • Experience working in first-generation product environments where flows, margins, and best practices must be established.

Travel Time:

0% - 25%

Physical Attributes:

Hearing, Seeing, Talking, Works Alone, Works Around Others

Physical Requirements:

90% Sitting, 10% Walking/Standing

Microchip Technology Inc is an equal opportunity/affirmative action employer. All qualified applicants will receive consideration for employment without regard to sex, gender identity, sexual orientation, race, color, religion, national origin, disability, protected Veteran status, age, or any other characteristic protected by law.
For more information on applicable equal employment regulations, please refer to the Know Your Rights: Workplace Discrimination is Illegal Poster.

To all recruitment agencies: Microchip Technology Inc. does not accept unsolicited agency resumes. Please do not forward resumes to our recruiting team or other Microchip employees. Microchip is not responsible for any fees related to unsolicited resumes.

Skills Required

  • BS or MS in Electrical Engineering or related field with 14+ years of experience in SoC implementation activities
  • Strong hands-on expertise in synthesis, timing closure, hierarchical implementation, and low-power digital design flows
  • Deep understanding of SoC timing architecture, including clocking strategy, constraint development, timing budgeting, and block-to-top convergence
  • Ability to incorporate system-level timing specifications into implementation constraints for synthesis and timing closure
  • Good background in digital microarchitecture and front-end to implementation handoff quality; strong cross-functional communication and technical leadership
  • Demonstrated ability to build new process flows and scale implementation methodologies across teams
  • Experience working in first-generation product environments where flows, margins, and best practices must be established

Microchip Technology Inc. Compensation & Benefits Highlights

The following summarizes recurring compensation and benefits themes identified from responses generated by popular LLMs to common candidate questions about Microchip Technology Inc. and has not been reviewed or approved by Microchip Technology Inc..

  • Healthcare Strength Health coverage starts on the first day, and some sites provide on‑site clinics and fitness centers. Health insurance is characterized as generally positive and, in some cases, low‑cost.
  • Equity Value & Accessibility An employee stock purchase plan with a 15% discount and look‑back and broad‑based RSUs are available to employees. Active participation and company disclosures indicate these equity programs are widely accessible.
  • Retirement Support A 401(k) plan with company match is offered across U.S. locations. Employer‑verified listings and location pages corroborate the availability of retirement benefits.

Microchip Technology Inc. Insights

Am I A Good Fit?
beta
Get Personalized Job Insights.
Our AI-powered fit analysis compares your resume with a job listing so you know if your skills & experience align.

The Company
HQ: Chandler, AZ
13,393 Employees
Year Founded: 1989

What We Do

Microchip Technology Inc. is a leading semiconductor supplier of smart, connected and secure embedded control solutions. Its easy-to-use development tools and comprehensive product portfolio enable customers to create optimal designs which reduce risk while lowering total system cost and time to market. The company’s solutions serve more than 125,000 customers across the industrial, automotive, consumer, aerospace and defense, communications and computing markets. Headquartered in Chandler, Arizona, Microchip offers outstanding technical support along with dependable delivery and quality.

Similar Jobs

ChowNow Logo ChowNow

Back-end Engineer

Food • Software
Easy Apply
Remote or Hybrid
USA
208 Employees
170K-221K Annually

King's Hawaiian Logo King's Hawaiian

Account Manager

Food • Retail • Sales • Manufacturing
Remote or Hybrid
United States
1411 Employees
85K-115K Annually

PwC Logo PwC

Anthropic Alliance Manager

Artificial Intelligence • Professional Services • Business Intelligence • Consulting • Cybersecurity • Generative AI
Remote or Hybrid
37 Locations
370000 Employees
212K-244K Annually

PwC Logo PwC

Tax Director - Global Information Reporting

Artificial Intelligence • Professional Services • Business Intelligence • Consulting • Cybersecurity • Generative AI
Remote or Hybrid
65 Locations
370000 Employees
150K-438K Annually

Similar Companies Hiring

Blissway Thumbnail
Computer Vision • Fintech • Hardware • Internet of Things • Machine Learning • Software • Transportation
Denver, Colorado
24 Employees
Turion Space Thumbnail
Aerospace • Artificial Intelligence • Hardware • Information Technology • Software • Defense • Manufacturing
Irvine, CA
150 Employees
Fairly Even Thumbnail
Hardware • Robotics • Sales • Software • Hospitality
New York, NY
30 Employees

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account