Sr Staff Engineer DFT

Posted 3 Days Ago
Be an Early Applicant
Bangalore, Bengaluru Urban, Karnataka
In-Office
8-8 Annually
Senior level
Semiconductor • Manufacturing
The Role
The Principal DFT Engineer leads the design and deployment of DFT architectures for complex SoCs, optimizing testing strategies and integrating DFT into various design flows while mentoring engineers and authoring documentation.
Summary Generated by Built In
The Principal DFT Engineer serves as a technical authority and strategic lead in designing and deploying industry-leading Design-for-Test (DFT) architectures. This role is responsible for the end-to-end DFT strategy for complex, high-performance SoCs—spanning architectural definition, advanced ATPG/MBIST/LBIST strategies, and silicon lifecycle management. You will drive innovation in test methodology to achieve world-class quality, minimize Test Cost (CoT), and ensure seamless transition from pre-silicon RTL to high-volume manufacturing (HVM).

About GlobalFoundries

GlobalFoundries is a leading full-service semiconductor foundry providing a unique combination of design, development, and fabrication services to some of the world’s most inspired technology companies. With a global manufacturing footprint spanning three continents, GlobalFoundries makes possible the technologies and systems that transform industries and give customers the power to shape their markets. For more information, visit www.gf.com.

Your Job 

  • Architectural Leadership: Define and own the global DFT architecture, including Hierarchical Scan, Compressed ATPG, Memory BIST/Repair (BISR), Logic BIST, and IEEE 1687 (IJTAG) networks for multi-die or chiplet-based designs. 

  • Test Strategy Optimization: Develop advanced strategies for defect-oriented testing (Cell-aware, Slack-aware) and optimize pattern volumes to balance aggressive coverage targets with tester memory constraints. 

  • Cross-Functional Integration: Lead the integration of DFT requirements into RTL, Synthesis, and Physical Design (STA/PD) flows. Drive "Design for Manufacturability" (DFM) initiatives to improve yield. 

  • Silicon Bring-up & Debug: Spearhead post-silicon validation and silicon bring-up. Own the root-cause analysis of complex test failures and provide expert-level debugging of ATE/System-level failures. 

  • Methodology & Automation: Architect and maintain scalable, high-performance DFT flows using TCL, Python, or Perl. Evaluate and benchmark emerging EDA tool features to stay ahead of technology nodes (5nm/3nm and beyond). 

  • Mentorship & Influence: Provide technical mentorship to junior and senior engineers. Act as a consultant for verification and backend teams to resolve "bottleneck" timing or routing issues caused by DFT structures. 

  • Technical Documentation: Author comprehensive DFT specifications and strategy documents that serve as the "Gold Standard" for current and future project iterations. 

 

Other Responsibilities 

  • Perform all activities in a safe and responsible manner and support all Environmental, Health, Safety & Security requirements and programs. 

 

Required Qualifications 

  • Education: Bachelor’s, Master’s, in Electrical Engineering, Computer Engineering, or related fields. 

  • Experience: 8+ years of hands-on DFT experience with a proven track record of successfully taping out multiple complex SoCs. 

  • Tool Mastery: Expert-level proficiency with industry-standard EDA suites (e.g., Synopsys TestMAX/DFTMAX, Cadence Modus, or Siemens/Mentor Tessent). 

  • Advanced Logic Knowledge: Deep understanding of scan compression architectures (EDT/Adaptive Scan), hierarchical DFT, and mixed-signal test integration. 

  • Scripting: Advanced proficiency in TCL and Python/Perl for developing custom CAD attributes and automating complex EDA flows. 

  • Problem Solving: Demonstrated ability to solve "showstopper" timing closure issues related to DFT or complex ATPG coverage gaps. 

Preferred Qualifications 

  • Specialized Flows: Experience with Automotive ASIL-D functional safety requirements, including In-System Test (IST) and periodic logic/memory monitoring. 

  • Yield Analysis: Experience with Volume Diagnostics and Yield Learning tools to drive DPPM reduction. 

  • Industry Presence: Active participation in technical conferences or a history of contributing to patented DFT innovations. 

GlobalFoundries is an equal opportunity employer, cultivating a diverse and inclusive workforce. We believe having a multicultural workplace enhances productivity, efficiency and innovation whilst our employees feel truly respected, valued and heard.

As an affirmative employer, all qualified applicants are considered for employment regardless of age, ethnicity, marital status, citizenship, race, religion, political affiliation, gender, sexual orientation and medical and/or physical abilities.

All offers of employment with GlobalFoundries are conditioned upon the successful completion of background checks, medical screenings as applicable and subject to the respective local laws and regulations.

Information about our benefits you can find here: https://gf.com/about-us/careers/opportunities-asia

 

Top Skills

Cadence Modus
Perl
Python
Siemens/Mentor Tessent
Synopsys Testmax/Dftmax
Tcl
Am I A Good Fit?
beta
Get Personalized Job Insights.
Our AI-powered fit analysis compares your resume with a job listing so you know if your skills & experience align.

The Company
HQ: Malta, NY
12,676 Employees
Year Founded: 2009

What We Do

GlobalFoundries (GF) is one of the world’s leading semiconductor manufacturers. GF is redefining innovation and semiconductor manufacturing by developing and delivering feature-rich process technology solutions that provide leadership performance in pervasive high growth markets. GF offers a unique mix of design, development, and fabrication services. With a talented and diverse workforce and an at-scale manufacturing footprint spanning the U.S., Europe and Asia, GF is a trusted technology source to its worldwide customers.

For more information, visit www.gf.com.

GlobalFoundries is an Equal Employment Opportunity/Affirmative Action (EEO/AA) employer Minorities/Female/Disabled/Veteran (M/F/D/V).#CB

Similar Jobs

Marvell Technology Logo Marvell Technology

Staff Engineer

Artificial Intelligence • Automotive • Semiconductor
In-Office
Bangalore, Bengaluru Urban, Karnataka, IND
6500 Employees

Phizenix Logo Phizenix

Senior Staff DFT MBIST Engineer

Artificial Intelligence • Information Technology • Consulting
Easy Apply
In-Office
Bangalore, Bengaluru Urban, Karnataka, IND
9 Employees
7-7 Annually

d-Matrix Logo d-Matrix

Senior Staff DFT MBIST Engineer

Artificial Intelligence • Machine Learning • Software
Hybrid
Bangalore, Bengaluru Urban, Karnataka, IND
102 Employees

Similar Companies Hiring

True Anomaly Thumbnail
Software • Manufacturing • Machine Learning • Hardware • Defense • Artificial Intelligence • Aerospace
Centennial, CO
250 Employees
Turion Space Thumbnail
Software • Manufacturing • Information Technology • Hardware • Defense • Artificial Intelligence • Aerospace
Irvine, CA
150 Employees
Fortune Brands Innovations Thumbnail
Manufacturing
Deerfield, IL
2450 Employees

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account